Features

- Fast Read Access Time 120 ns
- Dual Voltage Range Operation
 - Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V \pm 10% Supply Range
- Compatible with JEDEC Standard AT27C040
- Low Power CMOS Operation
 - 20 μA Max (Less than 1 μA Typical) Standby for V_{CC} = 3.6V
 - 36 mW Max Active at 5 MHz for V_{CC} = 3.6V
- JEDEC Standard Packages
 - 32-lead PLCC
 - 32-lead TSOP
 - 32-lead VSOP
- High Reliability CMOS Technology
 - 2,000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid Programming Algorithm 100 µs/Byte (Typical)
- CMOS and TTL Compatible Inputs and Outputs
 - JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Industrial Temperature Range
- Green (Pb/Halide-free/RoHS Compliant) Packaging

1. Description

The AT27BV040 chip is a high performance, low power, low voltage, 4,194,304-bit one-time programmable read only memory (EPROM) organized as 512K by 8 bits. It requires only one supply in the range of 2.7 to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At $V_{CC} = 2.7V$, any byte can be accessed in less than 100 ns. With a typical power dissipation of only 18 mW at 5 MHz and $V_{CC} = 3V$, the AT27BV040 consumes less than one fifth the power of a standard 5V EPROM. Standby mode supply current is typically less than 1 μ A at 3V. The AT27BV040 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV040 is available in industry-standard JEDEC-approved one-time programmable (OTP) plastic PLCC, TSOP, and VSOP packages. All devices feature two-line control (\overline{CE} , \overline{OE}) to give designers the flexibility to prevent bus contention.

The AT27BV040 operating with V_{CC} at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V_{CC} = 5.0V. At V_{CC} = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.



4-Megabit (512K x 8) Unregulated Battery-Voltage High-Speed OTP EPROM

AT27BV040

0346G-EPROM-12/07




Atmel's AT27BV040 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages. The AT27BV040 programs exactly the same way as a standard 5V AT27C040 and uses the same programming equipment.

2. Pin Configurations

Pin Name	Function
A0 - A18	Addresses
00 - 07	Outputs
CE	Chip Enable
ŌĒ	Output Enable

2.1 32-lead PLCC Top View




2.2 32-lead TSOP, VSOP Top View – Type 1

		((
A11 🖂	1))	32	OE
A9 🗀	20		31	□ A10
A8 🗔	3		30	
A13 🖂	4		29	07
A14 🖂	5		28	06
A17 🗔	6		27	05
A18 🖂	7		26	04
VCC 🖂	8		25] O3
VPP 🗀	9		24	GND
A16 🗔	10		23	02
A15 🖂	11		22	01
A12 🗔	12		21	00
A7 🗔	13		20	A0
A6 🗔	14		19	□ A1
A5 🗔	15		18	A2
A4 🗔	16	((17] A3
))		

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

4. Block Diagram



Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.





6. Operating Modes

Mode/Pin	CE	ŌĒ	Ai	V _{PP}	V _{cc}	Outputs
Read ⁽²⁾	V _{IL}	V _{IL}	Ai	X ⁽¹⁾	V _{CC} ⁽²⁾	D _{OUT}
Output Disable ⁽²⁾	х	V _{IH}	x	Х	V _{CC} ⁽²⁾	High Z
Standby ⁽²⁾	V _{IH}	Х	Х	Х	V _{CC} ⁽²⁾	High Z
Rapid Program ⁽³⁾	V _{IL}	V _{IH}	Ai	V _{PP}	V _{CC} ⁽³⁾	D _{IN}
PGM Verify ⁽³⁾	Х	V _{IL}	Ai	V _{PP}	V _{CC} ⁽³⁾	D _{OUT}
PGM Inhibit ⁽³⁾	V _{IH}	V _{IH}	x	V _{PP}	V _{CC} ⁽³⁾	High Z
Product Identification ⁽³⁾⁽⁵⁾	V _{IL}	V _{IL}	$A9 = V_{H}^{(4)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A18 = V_{IL}$	х	V _{CC} ⁽³⁾	Identification Code

Notes: 1. X can be V_{IL} or V_{IH} .

2. Read, output disable, and standby modes require, 2.7V \leq V_{CC} \leq 3.6V, or 4.5V \leq V_{CC} \leq 5.5V.

3. Refer to Programming Characteristics. Programming modes require V_{CC} = 6.5V.

4. $V_{H} = 12.0 \pm 0.5 V.$

5. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.

7. DC and AC Operating Conditions for Read Operation

	AT27BV040-12
Industrial Operating Temperature (Case)	-40°C - 85°C
	2.7V to 3.6V
V _{CC} Power Supply	5V ±10%

http://www.kttic.com

8. DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
V _{CC} = 2.7V	′ to 3.6V				
ILI	Input Load Current	$V_{IN} = 0V$ to V_{CC}		±1	μA
I _{LO}	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		±5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
) ((1) Oto politic Occurrent	I_{SB1} (CMOS), $\overline{CE} = V_{CC \pm} 0.3V$		20	μA
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V		100	μA
I _{CC}	V _{CC} Active Current	$ f = 5 \text{ MHz}, \text{ I}_{\text{OUT}} = 0 \text{ mA}, \overline{\text{CE}} = \text{V}_{\text{IL}}, \\ \text{V}_{\text{CC}} = 3.6 \text{V} $		10	mA
	land law Maltana	V _{CC} = 3.0 to 3.6V	-0.6	0.8	V
V _{IL}	Input Low Voltage	V _{CC} = 2.7 to 3.6V	-0.6	0.2 x V _{CC}	V
	lease to Linds Matte	V _{CC} = 3.0 to 3.6V	2.0	V _{CC} + 0.5	V
V _{IH}	Input High Voltage	V _{CC} = 2.7 to 3.6V	0.7 x V _{CC}	V _{CC} + 0.5	V
V _{OL} Output Low Voltage		I _{OL} = 2.0 mA		0.4	V
	Output Low Voltage	I _{OL} = 100 μA		0.2	V
		I _{OL} = 20 μA		0.1	V
		I _{OH} = -2.0 mA	2.4		V
V _{OH}	Output High Voltage	I _{OH} = -100 μA	V _{CC} - 0.2		V
		I _{OH} = -20 μA	V _{cc} - 0.1		V
V _{CC} = 4.5V	′ to 5.5V				
ILI	Input Load Current	$V_{IN} = 0V$ to V_{CC}		±1	μA
I _{LO}	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		±5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
1) ((1) Oto politic Occurrent	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V		1	mA
I _{CC}	V _{CC} Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		30	mA
V _{IL}	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP}

2. V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP}




9. AC Characteristics for Read Operation

 V_{CC} = 2.7V to 3.6V and 4.5V to 5.5V

			AT27BV040-12		
Symbol	Parameter	Condition	Min	Max	Units
t _{ACC} ⁽³⁾	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		120	ns
t _{CE} ⁽²⁾	CE to Output Delay	$\overline{OE} = V_{IL}$		120	ns
t _{OE} ⁽²⁾⁽³⁾	OE to Output Delay	$\overline{CE} = V_{IL}$		50	ns
t _{DF} ⁽⁴⁾⁽⁵⁾	\overline{OE} or \overline{CE} High to Output Float, Whichever Occurred First			40	ns
t _{OH}	Output Hold from Address, CE or OE, Whichever Occurred First		0		ns


10. AC Waveforms for Read Operation⁽¹⁾




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
 - 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE}.
 - 3. \overline{OE} may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
 - 4. This parameter is only sampled and is not 100% tested.
 - 5. Output float is defined as the point when data is no longer driven.

AT27BV040

11. Input Test Waveforms and Measurement Levels



12. Output Test Load



13. Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$


Symbol	Тур	Max	Un <mark>it</mark> s	Conditions
C _{IN}	4	8	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





14. Programming Waveforms⁽¹⁾



- Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .
 - 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
 - 3. When programming the AT27BV040 a 0.1 μ F capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

15. DC Programming Characteristics

 $T_{A} = 25 \pm 5^{\circ}C, \ V_{CC} = 6.5 \pm 0.25V, \ V_{PP} = 13.0 \pm 0.25V$

			Lin	Limits	
Symbol	Parameter	Test Conditions	Min	Max	Units
I _{LI}	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA
V _{IL}	Input Low Level		-0.6	0.8	V
V _{IH}	Input High Level		2.0	V _{CC} + 0.7	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V
I _{CC2}	V _{CC} Supply Current (Program and Verify)			40	mA
I _{PP2}	V _{PP} Supply Current	$\overline{CE} = V_{IL}$		20	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V

16. AC Programming Characteristics

 $T_{A} = 25 \pm 5^{\circ}C, \, V_{CC} = 6.5 \pm 0.25V, \, V_{PP} = 13.0 \pm 0.25V$

			Lir	Units	
Symbol	Parameter	Test Conditions ⁽¹⁾	Min Max		
t _{AS}	Address Setup Time		2		μs
t _{OES}	OE Setup Time		2		μs
t _{DS}	Data Setup Time	 Input Rise and Fall Times: (10% to 90%) 20 ns 	2		μs
t _{AH}	Address Hold Time		0		μs
t _{DH}	Data Hold Time	Input Pulse Levels:	2		μs
t _{DFP}	OE High to Output Float Delay ⁽²⁾	0.45V to 2.4V	0	130	ns
t _{VPS}	V _{PP} Setup Time	Input Timing Reference Level:	2		μs
t _{VCS}	V _{CC} Setup Time	0.8V to 2.0V	2		μs
t _{PW}	CE Program Pulse Width ⁽³⁾	Output Timing Reference Level:	95	105	μs
t _{OE}	Data Valid from $\overline{OE}^{(2)}$	0.8V to 2.0V		150	ns
t _{PRT}	V _{PP} Pulse Rise Time During Programming		50		ns

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}

 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.

3. Program Pulse width tolerance is 100 $\mu sec \pm 5\%.$

17. Atmel's AT27BV040 Integrated Product Identification Code⁽¹⁾

		Pins					Hex			
Codes	A 0	07	O 6	O 5	04	O 3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	0B

Note: 1. The AT27BV040 has the same Product Identification Code as the AT27C040. Both are programming compatible.








18. Rapid Programming Algorithm

A 100 μ s \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μ s \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



19. Ordering Information

19.1 Standard Package

t _{ACC}	I _{CC} (mA) V _{CC} = 3.6V Active Standby				
(ns)			Active Standby Ordering Code		Operation Range
120	8	0.02	AT27BV040-12JI	32J	Industrial
			AT27BV040-12TI	32T	(-40°C to 85°C)
			AT27BV040-12VI	32V ⁽¹⁾	

Note:

Not recommended for new designs. Use Green package option.

19.2 Green Package (Pb/Halide-free/RoHS Compliant)

t _{ACC}	I _{CC} (mA) V _{CC} = 3.6V				
(ns)	Active Standby		Ordering Code	Package	Operation Range
120	8	0.02	AT27BV040-12JU	32J	Industrial
			AT27BV040-12TU	32T	(-40°C to 85°C)

Note: 1. The 32-lead VSOP package is not recommended for new designs.


KTTIC

Package Type	
32J	32-Lead, Plastic J-Leaded Chip Carrier (PLCC)
32T	32-Lead, Plastic Thin Small Outline Package (TSOP) (8 x 20 mm)
32V	32-Lead, Plastic Thin Small Outline Package (TSOP) (8 x 14 mm)




20. Packaging Information

20.1 32J - PLCC



20.2 32T – TSOP





20.3 32V - VSOP

