


3.3V, 1000 Kbps RS-232 Transceivers

FEATURES

- Meets true EIA/TIA-232-F Standards from a +3.0V to +5.5V power supply
- Interoperable with EIA/TIA 232 and adheres to EIA/TIA 562 down to a +2.7V power source
- 1µA Low-Power Shutdown with Receivers Active (SP3222EU)
- Enhanced ESD Specifications: ±15kV Human Body Model ±15kV IEC1000-4-2 Air Discharge ±8kV IEC1000-4-2 Contact Discharge
- 1000 kbps Minimum Transmission Rate
- Ideal for Handheld, Battery Operated Applications



Now Available in Lead Free Packaging

DESCRIPTION

The SP3222EU and the SP3232EU are 2 driver, 2 receiver RS-232 transceiver solutions intended for portable or hand-held applications such as notebook or palmtop computers. Their data transmission rate of 1000 kbps meets the demands of high speed RS-232 applications. Both ICs have a high-efficiency, charge-pump power supply that requires only $0.1\mu F$ capacitors in 3.3V operation. This charge pump allows the SP3222EU and the 3232EU to deliver true RS-232 performance from a single power supply ranging from +3.0V to +5.5V. The ESD tolerance of the SP3222EU/3232EU devices are over ±15kV for both Human Body Model and IEC1000-4-2 Air discharge test methods.

The SP3222EU device has a low-power shutdown mode where the devices' driver outputs and charge pumps are disabled. During shutdown, the supply current falls to less than 1uA.

SELECTION TABLE

MODEL	Power Supplies	RS-232 Drivers	RS-232 Receivers	External Components	Shutdown	TTL 3-State	No. of Pins
SP3222EU	+3.0V to +5.5V	2	2	4	Yes	Yes	18, 20
SP3232EU	+3.0V to +5.5V	2	2	4	No	No	16

These are stress ratings only and functional Coutput Voltages

operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.

V _{cc}	0.3V to +6.0V
V+ (NOTE 1) V- (NOTE 1)	
V+ + IV-I (NOTE 1)	
$\rm I_{\rm cc}$ (DC $\rm V_{\rm cc}$ or GND current)	±100mA
Input Voltages	
I _{cc} (DC V _{cc} or GND current)	-0.3V to + VCC +0.3V

Chart Circuit Duration	
RxOUT	0.3V to $(V_{CC} + 0.3V)$
TxOUT	±13.2V

Short-Circuit Duration
TxOUT......Continuous

Storage Temperature.....-65°C to +150°C

Power Dissipation Per Package

i otto: Biooipation i oi i aottago
20-pin SSOP (derate 9.25mW/°C above +70°C) 750mW
18-pin PDIP (derate 15.2mW/°C above +70°C) 1220mW
18-pin SOIC (derate 15.7mW/°C above +70°C) 1260mW
20-pin TSSOP (derate 11.1mW/°C above +70°C) 890mW
16-pin SSOP (derate 9.69mW/°C above +70°C) 775mW
16-pin PDIP (derate 14.3mW/°C above +70°C) 1150mW
16-pin Wide SOIC (derate 11.2mW/°C above +70°C) 900mW
16-pin TSSOP (derate 10.5mW/°C above +70°C) 850mW
16-pin nSOIC (derate 13.57mW/°C above +70°C) 1086mW

NOTE 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.

- ELECTRICAL CHARACTERISTICS

Unless otherwise noted, the following specifications apply for V_{CC} = +3.0V to +5.5V with T_{AMB} = T_{MIN} to T_{MAX} , C_1 to C_4 =0.1 μ F

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DC CHARACTERISTICS					
Supply Current		0.3	1.0	mA	no load, T_{AMB} = +25°C, V_{CC} = 3.3V, T_{XIN} = GND or V_{CC}
Shutdown Supply Current		1.0	10	μΑ	$\overline{SHDN} = GND, T_{AMB} = +25^{\circ}C,$ $V_{CC} = +3.3V, TxIN = GND \text{ or } V_{CC}$
LOGIC INPUTS AND RECEIV	ER OUTP	JTS			
Input Logic Threshold LOW	GND		0.8	V	TxIN, EN, SHDN, Note 2
Input Logic Threshold HIGH	2.0 2.4		V _{CC}	V	V _{CC} = 3.3V, Note2 V _{CC} = 5.0V, Note 2
Input Leakage Current		±0.01	±1.0	μΑ	TxIN, $\overline{\text{EN}}$, $\overline{\text{SHDN}}$, T_{AMB} = +25°C, VIN= 0V to V_{CC}
Output Leakage Current		±0.05	±10	μА	receivers disabled, $V_{OUT} = 0V$ to V_{CC}
Output Voltage LOW			0.4	V	I _{OUT} = 1.6mA
Output Voltage HIGH	V _{CC} -0.6	V _{CC} -0.1		V	I _{OUT} = -1.0mA
DRIVER OUTPUTS					
Output Voltage Swing	±5.0	±5.4		٧	$3k\Omega$ load to ground at all driver outputs, $T_{AMB} = +25$ °C
Output Resistance	300			Ω	V _{CC} = V+ = V- = 0V, T _{OUT} = +2V
Output Short-Circuit Current		±35	±60	mA	V _{OUT} = 0V
Output Leakage Current			±25	μΑ	V _{OUT} = +12V,V _{CC} = 0V to 5.5V,drivers disabled

KTTIC http://www.kttic.comtrical characteristics

Unless otherwise noted, the following specifications apply for $V_{CC} = +3.0V$ to +5.5V with $T_{AMB} = T_{MIN}$ to T_{MAX} , C_1 to $C_4 = 0.1 \mu F$. Typical Values apply at $V_{CC} = +3.3V$ or +5.5V and $T_{AMB} = 25^{\circ}C$.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RECEIVER INPUTS	•				
Input Voltage Range	-25		+25	V	
Input Threshold LOW	0.6	1.2		V	V _{CC} =3.3V
	0.8	1.5		V	V _{CC} =5.0V
Input Threshold HIGH		1.5	2.4	V	V _{CC} =3.3V
		1.8	2.4	V	V _{CC} =5.0V
Input Hysteresis		0.3		٧	
Input Resistance	3	5	7	kΩ	
TIMING CHARACTERISTICS	•				
Maximum Data Rate	1000			kbps	R_L =3k Ω , C_L =250pF, one driver switching
Receiver Propagation Delay		0.15 0.15		μS	t _{PHL} , RxIN to RxOUT, C _L =150pF t _{PLH} , RxIN to RxOUT, C _L =150pF
Receiver Output Enable Time		200		ns	
Receiver Output Disable Time		200		ns	
Driver Skew		100		ns	I t _{PHL} - t _{PLH} I, T _{AMB} = 25°C
Receiver Skew		50		ns	I t _{PHL} - t _{PLH} I
Transition-Region Slew Rate		90		V/μs	$\begin{split} V_{CC} = 3.3 \text{V}, \ R_L = 3 \text{K}\Omega, \ T_{AMB} = 25^{\circ}\text{C}, \\ \text{measurements taken from -3.0V to} \\ +3.0 \text{V or +3.0V to -3.0V} \end{split}$

NOTE 2: Driver input hysteresis is typically 250mV.

TTIC http://www.kttpial@gopmance characteristics

Unless otherwise noted, the following performance characteristics apply for V_{CC} = +3.3V, 1000kbps data rates, all drivers loaded with $3k\Omega$, $0.1\mu F$ charge pump capacitors, and T_{AMB} = +25°C.




Figure 1. Transmitter Output Voltage vs Load Capacitance for the SP3222EU and the SP3232EU




Figure 2. Slew Rate vs Load Capacitance for the SP3222EU and the SP3232EU




Figure 3. Supply Current vs Load Capacitance when Transmitting Data for the SP3222EU and the SP3232EU




Figure 4. Supply Current vs Supply Voltage for the SP3222EU and the SP3232EU




Figure 5. Transmitter Output Voltage vs Supply Voltage for the SP3222EU and the SP3232EU




Figure 6. Transmitter Skew vs Load Capacitance for the SP3222EU and the SP3232EU

		F	PIN NUM	BER	
NAME	FUNCTION	SP322	22EU		
		DIP/SO	SP3232EU		
EN	Receiver Enable. Apply logic LOW for normal operation. Apply logic HIGH to disable the receiver outputs (high-Z state).	1	1	-	
C1+	Positive terminal of the voltage doubler charge-pump capacitor.	2	2	1	
V+	+5.5V generated by the charge pump.	3	3	2	
C1-	Negative terminal of the voltage doubler charge-pump capacitor.	4	4	3	
C2+	Positive terminal of the inverting charge-pump capacitor.	5	5	4	
C2-	Negative terminal of the inverting charge-pump capacitor.	6	6	5	
V-	-5.5V generated by the charge pump.	7	7	6	
T1OUT	RS-232 driver output.	15	17	14	
T2OUT	RS-232 driver output.	8	8	7	
R1IN	RS-232 receiver input.	14	16	13	
R2IN	RS-232 receiver input.	9	9	8	
R1OUT	TTL/CMOS reciever output.	13	15	12	
R2OUT	TTL/CMOS reciever output.	10	10	9	
T1IN	TTL/CMOS driver input.	12	13	11	
T2IN	TTL/CMOS driver input.	11	12	10	
GND	Ground.	16	18	15	
V _{cc}	+3.0V to +5.5V supply voltage	17	19	16	
SHDN	Shutdown Control Input. Drive HIGH for normal device operation. Drive LOW to shutdown the drivers (high-Z output) and the onboard power supply.	18	20	-	
N.C.	No Connect.	-	11, 14	-	

Table 1. Device Pin Description




Figure 7. Pinout Configurations for the SP3222EU




Figure 8. Pinout Configuration for the SP3232EU

KTTIC http://www.kttic.com 19 2|C1+ 2_{C1+} 5 C2+ SP3222EU SSOP DIP/SO TSSOP 6 C2-6 C2-T10UT T1IN T10UT 12 T1IN LOGIC 12 T2IN T2OUT INPUTS T2OUT OUTPUTS R1IN 13 R10UT R1IN \$5kΩ LOGIC RS-232 <u></u>5kΩ RS-232 LOGIC OUTPUTS OUTPUTS **INPUTS** R2IN 10 R2OUT R2IN EN ΕN SHDN SHDN GND *can be returned to either Vcc or GND can be returned to 18 __16 either Vcc or GND

Figure 9. SP3222EU Typical Operating Circuits




Figure 10. SP3232EU Typical Operating Circuit

KTTuescription://www.kttic.com

Figure 11 shows a loopback test circuit used

The **SP3222EU** and **SP3232EU** are 2 driver/2 receiver devices ideal for portable or handheld applications. The SP3222EU features a 1µA shutdown mode that reduces power consumption and extends battery life in portable systems. Its receivers remain active in shutdown mode, allowing external devices such as modems to be monitored using only 1 µA supply current.

The SP3222EU/3232EU transceivers meet the EIA/TIA-232 and V.28/V.24 communication protocols They feature Sipex's proprietary onboard charge pump circuitry that generates 2 x V_{CC} for RS-232 voltage levels from a single +3.0V to +5.5V power supply. The SP3222EU/3232EU drivers operate at a minimum data rate of 1000kbps.

THEORY OF OPERATION

The SP3222EU/3232EU series are made up of three basic circuit blocks: 1. Drivers, 2. Receivers, and 3. the Sipex proprietary charge pump.

Drivers

The drivers are inverting level transmitters that convert TTL or CMOS logic levels to ±5.0V EIA/TIA-232 levels inverted relative to the input logic levels. Typically, the RS-232 output voltage swing is ±5.5V with no load and at least ±5V minimum fully loaded. The driver outputs are protected against infinite short-circuits to ground without degradation in reliability. Driver outputs will meet EIA/TIA-562 levels of ±3.7V with supply voltages as low as 2.7V.

The drivers have a minimum data rate of 1000 kbps fully loaded with $3 \text{K}\Omega$ in parallel with 250 pF, ensuring compatibility with PC-to-PC communication software.

to the RS-232 drivers. Figure 12 shows the test results of the loopback circuit with all drivers active at 250kbps with RS-232 loads in parallel with 1000pF capacitors. Figure 13 shows the test results where one driver was active at 1000kbps and all drivers loaded with an RS-232 receiver in parallel with a 250pF capacitor.

The **SP3222EU** driver's output stages are tristated in shutdown mode. When the power is off, the **SP3222EU** device permits the outputs to be driven up to $\pm 12V$. Because the driver's inputs do not have pull-up resistors, unused inputs should be connected to V_{CC} or GND.

In the shutdown mode, the supply current is less than $1\mu A$, where $\overline{SHDN} = LOW$. When the SP3222EU device is shut down, the device's driver outputs are disabled (tri-stated) and the charge pumps are turned off with V+pulled down to V_{CC} and V-pulled to GND. The time required to exit shutdown is typically $100\mu s$. Connect \overline{SHDN} to V_{CC} if the shutdown mode is not used.

Receivers

The receivers convert EIA/TIA-232 levels to TTL or CMOS logic output levels. The SP3222EU receivers have an inverting tri-state output. Receiver outputs (RxOUT) are tri-stated when the enable control $\overline{\rm EN}$ = HIGH. In the shutdown mode, the receivers can be active or inactive. $\overline{\rm EN}$ has no effect on TxOUT. The truth table logic of the SP3222EU driver and receiver outputs can be found in *Table 2*.




Figure 11. SP3222EU/3232EU Driver Loopback Test Circuit




Figure 12. Driver Loopback Test All Drivers at 250kbps

Figure 13. Driver Loopback Test One Driver 1Mbps

mission line where Ong cible lengths and system interference can degrade the signal and inject noise, the inputs have a typical hysteresis margin of 300mV. Should an input be left unconnected, a $5k\Omega$ pulldown resistor to ground will commit the output of the receiver to a HIGH state.

ince receiver input is usually from a trans-

Charge Pump

The charge pump is a **Sipex**–patented design (5,306,954) and uses a unique approach compared to older less–efficient designs. The charge pump still requires four external capacitors, but uses a four–phase voltage shifting technique to attain symmetrical 5.5V power supplies. The internal power supply consists of a regulated dual charge pump that provides output voltages 5.5V regardless of the input voltage (V_{CC}) over the +3.0V to +5.5V range.

In most circumstances, decoupling the power supply can be achieved adequately using a 0.1 μ F bypass capacitor at C5 (refer to *Figures 9* and *10*). In applications that are sensitive to power-supply noise, decouple $V_{\rm CC}$ to ground with a capacitor of the same value as charge-pump capacitor C1. Physically connect bypass capacitors as close to the IC as possible.

The charge pumps operate in a discontinuous mode using an internal oscillator. If the

SHDN	EN	TxOUT	RxOUT
0	0	Tri-state	Active
0	1	Tri-state	Tri-state
1	0	Active	Active
1	1	Active	Tri-state

Table 2. SP3222EU Truth Table Logic for Shutdown and Enable Control

output voltages are less than a magnitude of 5.5V, the charge pumps are enabled. If the output voltage exceed a magnitude of 5.5V, the charge pumps are disabled. This oscillator controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

— V_{ss} charge storage — During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to V_{cc} . C_1^+ is then switched to GND and the charge in C_1^- is transferred to C_2^- . Since C_2^+ is connected to V_{cc} , the voltage potential across capacitor C_2 is now 2 times V_{cc} .

Phase 2

— V_{SS} transfer — Phase two of the clock connects the negative terminal of C_2 to the V_{SS} storage capacitor and the positive terminal of C_2 to GND. This transfers a negative generated voltage to C_3 . This generated voltage is regulated to a minimum voltage of -5.5V. Simultaneous with the transfer of the voltage to C_3 , the positive side of capacitor C_1 is switched to V_{CC} and the negative side is connected to GND.

Phase 3

— V_{DD} charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C_1 produces $-V_{CC}$ in the negative terminal of C_1 , which is applied to the negative side of capacitor C_2 . Since C_2^+ is at V_{CC} , the voltage potential across C_2 is 2 times V_{CC} .

Phase 4

— V_{DD} transfer — The fourth phase of the clock connects the negative terminal of C_2 to GND, and transfers this positive generated voltage across C_2 to C_4 , the V_{DD} storage capacitor. This voltage is regulated to +5.5V. At this voltage, the internal oscillator is disabled. Simultaneous with the transfer of the voltage to C_4 , the positive side of capacitor C_1 is switched to V_{CC} and the negative side

pump cycle to begin again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V^+ and V^- are separately generated from V_{cc} ; in a no–load condition V^+ and V^- will be symmetrical. Older charge pump approaches that generate V^- from V^+ will show a decrease in the magnitude of V^- compared to V^+ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250 kHz. The external capacitors can be as low as $0.1 \mu F$ with a 16V breakdown voltage rating.

ESD Tolerance

The SP3222EU/3232EU series incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electrostatic discharges and associated

transients. The improved ESD tolerance is at least ±15kV without damage nor latch-up.

There are different methods of ESD testing applied:

- a) MIL-STD-883, Method 3015.7
- b) IEC1000-4-2 Air-Discharge
- c) IEC1000-4-2 Direct Contact

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electrostatic energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in *Figure 20*. This method will test the IC's capability to withstand an ESD transient during normal handling such as in

manuacturing areas where the ICs tend to be handled frequently.

The IEC-1000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise with IEC1000-4-2 is that the system is required to withstand an amount of static electricity when ESD is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC1000-4-2 is shown on Figure 21. There are two methods within IEC1000-4-2, the Air Discharge method and the Contact Discharge method.

With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage.

Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed.

The Contact Discharge Method applies the ESD current directly to the DUT.

KTTC http://www.ycetsic.com

Figure 15. Charge Pump — Phase 1




Figure 16. Charge Pump — Phase 2




Figure 17. Charge Pump Waveforms




Figure 18. Charge Pump — Phase 3




Figure 19. Charge Pump — Phase 4




Figure 20. ESD Test Circuit for Human Body Model

This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the airgap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.

The circuit models in Figures 20 and 21

represent the typical ESD testing circuits used for all three methods. The C_S is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The voltage stored in the capacitor is then applied through R_S , the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.




Figure 21. ESD Test Circuit for IEC1000-4-2

For the Human Body Model, the current limiting resistor (R_s) and the source capacitor (C_s) are 1.5k Ω an 100pF, respectively. For IEC-1000-4-2, the current limiting resistor (R_s) and the source capacitor (C_s) are 330 Ω an 150pF, respectively.

The higher C_s value and lower R_s value in the IEC1000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.





Figure 22. ESD Test Waveform for IEC1000-4-2


KTTIC

Device Pin	Human Body		IEC1000-4-2	
Tested	Model	Air Discharge	Direct Contact	Level
Driver Outputs	±15kV	±15kV	±8kV	4
Receiver Inputs	±15kV	±15kV	±8kV	4

Table 3. Transceiver ESD Tolerance Levels

PLASTIC SHRINK SMALL OUTLINE (SSOP)









DIMENSIONS (Inches) Minimum/Maximum	16-PIN	20-PIN
(mm)		
A	0.068/0.078 (1.73/1.99)	0.068/0.078 (1.73/1.99)
A1	0.002/0.008 (0.05/0.21)	0.002/0.008 (0.05/0.21)
В	0.010/0.015 (0.25/0.38)	0.010/0.015 (0.25/0.38)
D	0.239/0.249 (6.07/6.33)	0.278/0.289 (7.07/7.33)
E	0.205/0.212 (5.20/5.38)	0.205/0.212 (5.20/5.38)
е	0.0256 BSC (0.65 BSC)	0.0256 BSC (0.65 BSC)
Н	0.301/0.311 (7.65/7.90)	0.301/0.311 (7.65/7.90)
L	0.022/0.037 (0.55/0.95)	0.022/0.037 (0.55/0.95)
Ø	0°/8°□ (0°/8°)	0°/8°□ (0°/8°)

PACKAGE: PLASTIC **DUAL-IN-LINE** (NARROW)




DIMENSIONS (Inches) Minimum/Maximum (mm)	16-PIN	18-PIN
A2	0.115/0.195 (2.921/4.953)	0.115/0.195 (2.921/4.953)
В	0.014/0.022 (0.356/0.559)	0.014/0.022 (0.356/0.559)
B1	0.045/0.070 (1.143/1.778)	0.045/0.070 (1.143/1.778)
С	0.008/0.014 (0.203/0.356)	0.008/0.014 (0.203/0.356)
D	0.780/0.800 (19.812/20.320)	0.880/0.920 (22.352/23.368)
E	0.300/0.325 (7.620/8.255)	0.300/0.325 (7.620/8.255)
E1	0.240/0.280 (6.096/7.112)	0.240/0.280 (6.096/7.112)
L	0.115/0.150 (2.921/3.810)	0.115/0.150 (2.921/3.810)
Ø	0°/ 15°□ (0°/15°)	0°/ 15°□ (0°/15°)



PACKAGE: **PLASTIC**

SMALL OUTLINE (SOIC) (WIDE)








Minimur	DIMENSIONS (Inches) Minimum/Maximum (mm)		16-PIN		18-PIN			
,	4		0.090/0 (2.29/2.			0.090/0.104 (2.29/2.649)		
,	A 1		0.004/0.012 (0.102/0.300)					
E	В		0.013/0.020 (0.330/0.508)		0.013/0.020 (0.330/0.508)			
ı	D		0.398/0.413 (10.10/10.49)			447/0.46 .35/11.7		
E	E		0.291/0.299 (7.402/7.600)			291/0.29 402/7.60		
•	е		0.050 BSC (1.270 BSC)				050 BS0 270 BS0	
H	1		0.394/0 (10.00/1				394/0.41).00/10.6	
L	_		0.016/0 (0.406/1				016/0.05 406/1.27	
(Ø		0°/8 (0°/8				0°/8°□ (0°/8°)	

PACKAGE: PLASTIC

SMALL OUTLINE (SOIC) (NARROW)








	DIMENSIONS (Inches) Minimum/Maximum	16-PIN	
	(mm)		
KI	A	0.05 <mark>3/</mark> 0.069 (1.34 <mark>6/</mark> 1.748)	
	A1	0.004/0.010 (0.102/0.249)	
	В	0.013/0.020 (0.330/0.508)	
	D	0.386/0.394 (9.802/10.000)	
	E	0.150/0.157 (3.802/3.988)	
	е	0.050 BSC (1.270 BSC)	
	Н	0.228/0.244 (5.801/6.198)	
	h	0.010/0.020 (0.254/0.498)	
	L	0.016/0.050 (0.406/1.270)	
	Ø	0°/8°□ (0°/8°)	

SMALL OUTLINE (TSSOP)

DIMENSIONS in inches (mm) Minimum/Maximum							
Symbol	14 Lead	16 Lead	20 Lead	24 Lead	28 Lead	38 Lead	
D	0.193/0.201	0.193/0.201	0.252/0.260	0.303/0.311	0.378/0.386	0.378/0.386	
	(4.90/5.10)	(4.90/5.10)	(6.40/6.60)	(7.70/7.90)	(9.60/9.80)	(9.60/9.80)	
е	0.026 BSC	0.020 BSC					
	(0.65 BSC)	(0.50 BSC)					



Model	Temperature Range	Package Type
SP3222EUCA	0°C to +70°C	
	R 0°C to +70°C	
	0°C to +70°C	
SP3222EUCT	0°C to +70°C	18-Pin WSOIC
SP3222EUCT/TF	R 0°C to +70°C	18-Pin WSOIC
SP3222EUCY	0°C to +70°C	20-Pin TSSOP
SP3222EUCY/TI	R 0°C to +70°C	20-Pin TSSOP
SP3232EUCA	0°C to +70°C	16-Pin SSOP
SP3232EUCA/TI	R 0°C to +70°C	16-Pin SSOP
SP3232EUCP	0°C to +70°C	16-Pin PDIP
SP3232EUCT	0°C to +70°C	16-Pin WSOIC
SP3232EUCT/TF	R 0°C to +70°C	16-Pin WSOIC
SP3232EUCY	0°C to +70°C	16-Pin TSSOP
	R 0°C to +70°C	
	0°C to +70°C	
SP3232EUCN/T	R0°C to +70°C	16-Pin nSOIC
	40°C to +85°C	
	R40°C to +85°C	
	-40°C to +85°C	
SP3222EUEY/TF	R40°C to +85°C	20-Pin TSSOP
	-40°C to +85°C	
	R40°C to +85°C	
SP3232EUEY	-40°C to +85°C	16-Pin TSSOP
SP3232EUEY/TF	R40°C to +85°C	16-Pin TSSOP

Available in lead free packaging. To order add "-L" suffix to part number.

Example: SP3232EUCN/TR = standard; SP3232EUCN-L/TR = lead free

/TR = Tape and Reel

Pack quantity is 1,500 for SSOP, TSSOP, or WSOIC and 2,500 for NSOIC.



ANALOG EXCELLENCE

Sipex Corporation

Headquarters and Sales Office

Date: 02/31/06

233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

