

PM150RL1A120

FLAT-BASE TYPE
INSULATED PACKAGE

PM150RL1A120



FEATURE


Inverter + Brake + Drive & Protection IC

- a) Adopting new 5th generation Full-Gate CSTBT™ chip
- b) The over-temperature protection which detects the chip surface temperature of CSTBT™ is adopted.
- c) Error output signal is possible from all each protection upper and lower arm of IPM.
- d) Compatible L-series package.

- 3φ 150A, 1200V Current-sense and temperature sense IGBT type inverter
- Monolithic gate drive & protection logic
- Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage (P-Fo available from upper arm devices)
- UL Recognized

APPLICATION

General purpose inverter, servo drives and other motor controls




May 2009

PM150RL1A120

FLAT-BASE TYPE INSULATED PACKAGE

INTERNAL FUNCTIONS BLOCK DIAGRAM



MAXIMUM RATINGS (T_j = 25°C, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Condition	Rating	Unit
V _{CE}	Collector-Emitter Voltage	V _D = 15V, V _{CIN} = 15V	1200	V
I _C	Collector Current	T _C = 25°C (Note-1)	150	A
I _{CP}	Collector Current (Peak)	T _C = 25°C	300	A
P _C	Collector Dissipation	T _C = 25°C (Note-1)	833	W
T _j	Junction Temperature		-20 ~ +150	°C

*: Tc measurement point is just under the chip.

BRAKE PART

Symbol	Parameter	Condition	Rated Values	Unit
V _{CE}	Collector-Emitter Voltage	V _D = 15V, V _{CIN} = 15V	1200	V
I _C	Collector Current	T _C = 25°C (Note-1)	75	A
I _{CP}	Collector Current (Peak)	T _C = 25°C	150	A
P _C	Collector Dissipation	T _C = 25°C (Note-1)	595	W
I _F	FWDi Forward Current	T _C = 25°C	75	A
V _{R(DC)}	FWDi Rated DC Reverse Voltage	T _C = 25°C	1200	V
T _j	Junction Temperature		-20 ~ +150	°C

CONTROL PART

Symbol	Parameter	Condition	Ratings	Unit
V _D	Supply Voltage	Applied between : V _{UP1} -V _{UPC} , V _{VP1} -V _{VPc} V _{WP1} -V _{WPC} , V _{N1} -V _{Nc}	20	V
V _{CIN}	Input Voltage	Applied between : U _P -V _{UPC} , V _P -V _{VPc} , W _P -V _{WPC} U _N • V _N • W _N • B _r -V _{Nc}	20	V
V _{FO}	Fault Output Supply Voltage	Applied between : U _{FO} -V _{UPC} , V _{FO} -V _{VPc} , W _{FO} -V _{WPC} F _O -V _{Nc}	20	V
I _{FO}	Fault Output Current	Sink current at U _{FO} , V _{FO} , W _{FO} , F _O terminals	20	mA

PM150RL1A120

FLAT-BASE TYPE
INSULATED PACKAGE

TOTAL SYSTEM

Symbol	Parameter	Condition	Ratings	Unit
VCC(Prot)	Supply Voltage Protected by SC	V _D = 13.5 ~ 16.5V Inverter Part, T _j = +125°C Start	800	V
VCC(surge)	Supply Voltage (Surge)	Applied between : P-N, Surge value	1000	V
T _{stg}	Storage Temperature		-40 ~ +125	°C
Viso	Isolation Voltage	60Hz, Sinusoidal, Charged part to Base, AC 1 min.	2500	V _{rms}


THERMAL RESISTANCES

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
R _{th(j-c)Q}	Junction to case Thermal Resistances	Inverter IGBT part (per 1 element) (Note-1)	—	—	0.15	°C/W
R _{th(j-c)F}		Inverter FWDi part (per 1 element) (Note-1)	—	—	0.23	
R _{th(j-c)Q}		Brake IGBT part (Note-1)	—	—	0.21	
R _{th(j-c)F}		Brake FWDi upper part (Note-1)	—	—	0.36	
R _{th(c-f)}	Contact Thermal Resistance	Case to fin, (per 1 module) Thermal grease applied (Note-1)	—	—	0.023	

* If you use this value, R_{th(f-a)} should be measured just under the chips.

(Note-1) T_c (under the chip) measurement point is below. (unit : mm)

arm axis	UP		VP		WP		UN		VN		WN		BR	
	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	Di
X	25.2	25.2	58.8	58.8	88.8	88.8	37.2	37.2	70.8	70.8	100.8	100.8	11.4	7.5
Y	57.1	46.8	57.1	46.8	57.1	46.8	28.4	38.6	28.4	38.6	28.4	38.6	28.0	60.8



ELECTRICAL CHARACTERISTICS (T_j = 25°C, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
V _{CE(sat)}	Collector-Emitter Saturation Voltage	V _D = 15V, I _C = 150A V _{CIN} = 0V, Pulsed (Fig. 1)	—	1.65	2.15	V
V _{EC}	FWDi Forward Voltage	-I _C = 150A, V _D = 15V, V _{CIN} = 15V (Fig. 2)	—	2.3	3.3	V
t _{on}	Switching Time	V _D = 15V, V _{CIN} = 0V↔15V V _{CC} = 600V, I _C = 150A T _j = 125°C Inductive Load (Fig. 3,4)	0.3	0.8	2.0	μs
t _{rr}			—	0.3	0.8	
t _{c(on)}			—	0.4	1.0	
t _{off}			—	1.2	2.8	
t _{c(off)}			—	0.4	1.2	
I _{CES}	Collector-Emitter Cutoff Current	V _{CE} = V _{CES} , V _D = 15V (Fig. 5)	—	—	1	mA
			—	—	10	

PM150RL1A120

FLAT-BASE TYPE
INSULATED PACKAGE

BRAKE PART

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
$V_{CE(sat)}$	Collector-Emitter Saturation Voltage	$V_D = 15V, I_C = 75A$ $V_{CIN} = 0V$, Pulsed (Fig. 1)	$T_J = 25^\circ C$	1.65	2.15	V
			$T_J = 125^\circ C$	1.85	2.35	
V_{EC}	FWDi Forward Voltage	$-I_C = 75A, V_{CIN} = 15V, V_D = 15V$ (Fig. 2)	—	2.3	3.3	V
I_{CES}	Collector-Emitter Cutoff Current	$V_{CE} = V_{CES}, V_D = 15V$ (Fig. 5)	$T_J = 25^\circ C$	—	1	mA
			$T_J = 125^\circ C$	—	10	

CONTROL PART

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
I_D	Circuit Current	$V_D = 15V, V_{CIN} = 15V$	V_{N1-VNC}	8	16	mA
			V_{P1-VPC}	2	4	
$V_{th(ON)}$	Input ON Threshold Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC $U_N \cdot V_N \cdot W_N \cdot B_R-VNC$	1.2	1.5	1.8	V
$V_{th(OFF)}$	Input OFF Threshold Voltage		1.7	2.0	2.3	
SC	Short Circuit Trip Level	$-20 \leq T_J \leq 125^\circ C, V_D = 15V$ (Fig. 3,6)	Inverter part	300	—	A
			Brake part	150	—	
$t_{off(SC)}$	Short Circuit Current Delay Time	$V_D = 15V$ (Fig. 3,6)	—	0.2	—	μs
OT	Over Temperature Protection	Detect Temperature of IGBT chip	Trip level	135	—	$^\circ C$
			Hysteresis	20	—	
UV	Supply Circuit Under-Voltage Protection	$-20 \leq T_J \leq 125^\circ C$	Trip level	11.5	12.0	V
			Reset level	—	12.5	
$I_{FO(H)}$	Fault Output Current	$V_D = 15V, V_{CIN} = 15V$ (Note-2)	—	—	0.01	mA
$I_{FO(L)}$			—	10	15	
t_{FO}	Minimum Fault Output Pulse Width	$V_D = 15V$ (Note-2)	1.0	1.8	—	ms

(Note-2) Fault output is given only when the internal SC, OT & UV protections schemes of either upper or lower arm device operate to protect it.


MECHANICAL RATINGS AND CHARACTERISTICS

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
—	Mounting torque	Mounting part screw : M5	2.5	3.0	3.5	N • m
		Main terminal part screw : M5	2.5	3.0	3.5	
—	Weight	—	—	800	—	g

RECOMMENDED CONDITIONS FOR USE

Symbol	Parameter	Condition	Recommended value	Unit
V_{CC}	Supply Voltage	Applied across P-N terminals	≤ 800	V
V_D	Control Supply Voltage	Applied between : VUP1-VUPC, VVP1-VVPC VWP1-VWPC, VN1-VNC (Note-3)	15.0 ± 1.5	V
$V_{CIN(ON)}$	Input ON Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC $U_N \cdot V_N \cdot W_N \cdot B_R-VNC$	≤ 0.8	V
$V_{CIN(OFF)}$	Input OFF Voltage		≥ 9.0	
f_{PWM}	PWM Input Frequency	Using Application Circuit of Fig. 8	≤ 20	kHz
t_{dead}	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 2.5	μs

(Note-3) With ripple satisfying the following conditions: dv/dt swing $\leq \pm 5V/\mu s$, Variation $\leq 2V$ peak to peak



PM150RL1A120

FLAT-BASE TYPE
INSULATED PACKAGE

PRECAUTIONS FOR TESTING

- 1. Before applying any control supply voltage (V_D), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.
After this, the specified ON and OFF level setting for each input signal should be done.
- 2. When performing “SC” tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above V_{CES} rating of the device.
(These test should not be done by using a curve tracer or its equivalent.)










Fig. 7 Dead time measurement point example

PM150RL1A120

FLAT-BASE TYPE
INSULATED PACKAGE




Fig. 8 Application Example Circuit

NOTES FOR STABLE AND SAFE OPERATION ;







- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers: t_{PLH} , $t_{PHL} \leq 0.8\mu s$, Use High CMR type.
- Slow switching opto-coupler: CTR > 100%
- Use 4 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage charge of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.

May 2009

PM150RL1A120







FLAT-BASE TYPE
INSULATED PACKAGE

PERFORMANCE CURVES
(Inverter Part)



PM150RL1A120

FLAT-BASE TYPE
INSULATED PACKAGE



PM150RL1A120

FLAT-BASE TYPE
INSULATED PACKAGE

(Brake Part)

