

EMIF08-1005M16

8-line IPAD[™] low capacitance EMI filter and ESD protection in micro QFN package

Features

- EMI symmetrical (I/O) low-pass filter
- High efficiency in EMI filtering:
 - Greater than -34 dB attenuation at frequencies from 900 MHz to 1.8 GHz
- Cut-off frequency: 100 MHz
- Very low PCB space consuming: 3.3 mm x 1.5 mm
- Very thin package: 0.6 mm max.
- High efficiency in ESD suppression on inputs pins (IEC 61000-4-2 level 4)
- High reliability offered by monolithic integration
- High reduction of parasitic elements through integration
- Lead-free package


Complies with following standards:


- IEC 61000-4-2 level 4 input and output pins
 - 15 kV (air discharge)
 - 8 kV (contact discharge)
- MIL STD 883G Method 3015-7 Class 3B (all pins)


Applications

Where EMI filtering in ESD sensitive equipment is required:

- LCD and camera for mobile phones
- Computers and printers
- Communication systems
- MCU boards







Description

The EMIF08-1005M16 is an 8-line, highly integrated device designed to suppress EMI/RFI noise in all systems exposed to electromagnetic interference.

This filter includes an ESD protection circuitry, which prevents damage to the application when subjected to ESD surges up to 15 kV on the input or output pins.

TM: IPAD is a trademark of STMicroelectronics

Rev 2

www.st.com

Characteristics

1 Characteristics




Figure 2. Pin configuration (top view)

Symbol	Parameter	Value	Unit
V _{PP}	ESD IEC 61000-4-2, air discharge ESD IEC 61000-4-2 contact discharge	15 15	kV
Тj	Maximum junction temperature	125	°C
T _{op}	Operating temperature range	- 40 to + 85	°C
T _{stg}	Storage temperature range	- 55 to + 150	°C

57


EMIF08-1005M16

$\frac{1}{1} \frac{1}{1} \frac{1}$							
Symbol		Parameter		۱ †			
V_{BR}	Breakdow	vn voltage		IF			
I _{RM}	Leakage	current @ V _{RM}					
V_{RM}	Stand-off	voltage					
V_{CL}	Clamping	voltage					
R _d	Dynamic	resistance			R		
I _{PP}	Peak puls	e current					
R _{I/O}	Series res	sistance between Input and Output			PP		
C _{line}	Input capa	acitance per line					
Symbol		Test conditions		Min.	Тур.	Max.	Unit
V _{BR}		I _R = 1 mA		6	8	10	V
V _F		I _F = 10 mA		0.5	1.0	1.5	V
I _{RM}		V _{RM} = 3 V per line				200	nA
R _{I/O}		Tolerance ± 10%		90	100	110	Ω
C _{line}		V_{LINE} = 0 V dc, V_{OSC} = 30 mV, F = 1 MHz			45	52	pF

Table 2. Electrical characteristics ($T_{amb} = 25 \ ^{\circ}C$)



Figure 4. Analog cross talk measurements



3/10

Ordering information scheme






Figure 7. Line capacitance versus reverse voltage applied (typical value)



2 Ordering information scheme

Figure 8. Ordering information scheme



3


57

Package information

• Epoxy meets UL94, V0

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at *www.st.com*.


Table 3.Micro QFN 3.3x1.5 16L dimensions



	Dimensions						
Ref.	Mi	illimete	meters		Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А	0.50	0.55	0.60	0.020	0.022	0.024	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
b	0.15	0.20	0.25	0.006	0.008	0.010	
D	3.20	3.30	3.40	0.126	0.130	0.134	
D2	2.45	2.60	2.70	0.096	0.102	0.106	
Е	1.40	1.50	1.60	0.055	0.059	0.063	
E2	0.20	0.35	0.45	0.008	0.014	0.018	
е		0.40			0.016		
к	0.20			0.008			
L	0.20	0.30	0.40	0.008	0.012	0.016	


Figure 9. Micro QFN 3.3x1.5 16L footprint (dimensions in mm)

Figure 10. Marking



Package information





Note: Product marking may be rotated by 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

KTTIC




EMIF08-1005M16

4 **Recommendation on PCB assembly**

4.1 Stencil opening design

- 1. General recommendation on stencil opening design
 - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).

Figure 12. Stencil opening dimensions



b) General design rule

Stencil thickness (T) = 75 ~ 125 μm

Aspect Ratio =
$$\frac{W}{T} \ge 1.5$$


Aspect Area =
$$\frac{L \times W}{2T(L+W)} \ge 0.66$$

2. Reference design

57

- a) Stencil opening thickness: 100 µm
- b) Stencil opening for central exposed pad: Opening to footprint ratio is 50%.
- c) Stencil opening for leads: Opening to footprint ratio is 90%.

Figure 13. Recommended stencil window position



Recommendation on PCB assembly

4.2 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed
- 4. Solder paste with fine particles: powder particle size is $20-45 \ \mu m$.

4.3 Placement


- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of \pm 0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.


4.4 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

EMIF08-1005M16

4.5 **Reflow profile**





Note:

Minimize air convection currents in the reflow oven to avoid component movement.

5

Ordering information

Table 4.Ordering information

Part number	Marking	Package	Weight	Base qty	Delivery mode
EMIF08-1005M16	H8 ⁽¹⁾	Micro QFN	7.2 mg	3000	Tape and reel (7")

1. The marking can be rotated by 90° to differentiate assembly location

6 Revision history

1
1

Date	Revision	Changes
24-Oct-2006	1	Initial release.
04-Feb-2008	2	Reformatted to current standards. Updated ECOPACK statement. Added <i>Section 4: Recommendation on PCB assembly</i> .

9/10

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



10/10