




ST7LCRE4U1
ST7LCRDIE6

Full-speed USB MCU with smartcard interface

Features

- Clock, reset and supply management
 - Low voltage reset
 - Halt power saving mode
 - PLL for generating 48 MHz USB clock using a 4 MHz crystal
- USB (Universal Serial Bus) host interface
 - USB 2.0 compliant
 - CCID v1.0
 - Full speed, hubless
 - Bus-powered, low consumption
- ISO7816-3 UART Interface
 - 4 MHz clock generation
 - Synchronous/asynchronous protocols (T=0, T=1)
 - Automatic retry on parity error
 - Programmable baud rate from 372 to 11.625 clock pulses (D=32/F=372)
 - Card insertion/removal detection
- Smartcard power supply
 - Fixed card V_{CC}: 1.8 V, and 3 V
 - Internal step-up converter for 5 V supplied smartcards (with current of up to 55 mA) using only two external components



- Programmable smartcard internal voltage regulator (1.8 to 3.0V) with current overload protection and 4 kV ESD protection (human body model) for all smartcard Interface I/Os
- Development tools
 - Full hardware/software development package.
 - Fully compatible with Flash ST7FSCR family for development purposes
- ECOPACK® package

Description

ST7LCRE4U1 and ST7LCRDIE6 are an 8-bit microcontrollers dedicated to smartcard reading applications. They have been developed to be the core of smartcard readers communicating through USB link. Optimized for mass-market applications, it offers a single integrated circuit solution with very few external components.

Table 1. Device summary

Features	Part numbers	
	ST7LCRE4U1	ST7LCRDIE6
Program memory	16 Kbyte of ROM	
User RAM + USB data buffer	512 + 256 bytes	
Peripherals	USB full-speed (7 Ep), TBU, watchdog timer, ISO7816-3 interface	
Operating Supply	4.0 to 5.5 V	
Package	VFQFPN24	Die format (Refer to <i>Die Specifications</i>)
CPU Frequency	4 or 8 MHz	
Operating temperature	0°C to +70 °C	

Contents

1 **Description 5**

2 **Pin description 7**

3 **ST7LCR implementation 10**

 3.1 Functionality 10

 3.2 Smartcard interface features 10

4 **Electrical characteristics 11**

 4.1 Absolute maximum ratings 11

 4.2 Recommended operating conditions 12

 4.2.1 General operating conditions 12

 4.2.2 Current injection 12

 4.2.3 Current consumption 13

 4.2.4 I/O port pin characteristics 13

 4.3 Supply and reset characteristics 14

 4.4 Clock and timing characteristics 14

 4.4.1 General timings 14

 4.4.2 External clock source 15

 4.4.3 Crystal resonator oscillators 16

 4.5 Memory characteristics 17

 4.6 Smartcard supply supervisor electrical characteristics 17

 4.7 EMC characteristics 19

 4.7.1 Functional EMS (electromagnetic susceptibility) 19

 4.7.2 Electromagnetic interference (EMI) 20

 4.7.3 Absolute maximum ratings (electrical sensitivity) 20

 4.8 Communication interface characteristics 21

5 **Package characteristics 23**

 5.1 Package mechanical data 24

6 **Device configuration and ordering information 26**

7 **Revision history 28**



List of tables

Table 1. Device summary 1

Table 2. Pin description 7

Table 3. Absolute maximum ratings 11

Table 4. Thermal characteristics. 12

Table 5. General operating conditions 12

Table 6. Current injection on I/O port and control pins 13

Table 7. Current consumption 13

Table 8. I/O port pins characteristics 13

Table 9. Low voltage detector and supervisor (LVDs) 14

Table 10. General timings. 14

Table 11. External clock source characteristics 15

Table 12. Crystal resonator characteristics 16

Table 13. Typical crystal resonator characteristics. 16

Table 14. Recommended values for 4 MHz crystal resonator 16

Table 15. RAM and hardware registers characteristics 17

Table 16. Smartcard supply supervisor electrical characteristics 17

Table 17. EMS characteristics 19

Table 18. EMI characteristics 20

Table 19. Absolute maximum ratings 20

Table 20. Electrical sensitivities 21

Table 21. USB DC electrical characteristics 21

Table 22. USB full-speed electrical characteristics. 22

Table 23. 24-lead very thin fine pitch quad flat no-lead 5x5mm,0.65mm pitch, mechanical data. . . . 24

Table 24. Ordering information 26

Table 25. Document revision history 28

List of figures

Figure 1. ST7LCR block diagram 6

Figure 2. 24-lead VFQFPN package pinout. 7

Figure 3. Smartcard interface reference application - VFQFPN24 pin block diagram 9

Figure 4. Typical application with an external clock source 15

Figure 5. Typical application with a crystal resonator 17

Figure 6. USB data signal rise and fall time. 21

Figure 7. 24-lead very thin fine pitch quad flat no-lead 5x5 mm 0.65 mm pitch, package outline . . . 24

Figure 8. Recommended reflow oven profile (MID JEDEC). 25

Figure 9. ST7LCR option list 27



1 Description

The ST7LCRE4U1 and ST7LCRDIE6 devices are members of the ST7 microcontroller family designed for USB applications. All devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set.

ST7LCRE4U1 and ST7LCRDIE6 are factory-programmed ROM devices.

They operate at a 4 MHz external oscillator frequency.


Under software control, all devices can be placed in Halt mode, to reduce power consumption when the application is in idle or standby state.

The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 microcontrollers feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.

The devices include an ST7 Core, up to 16 Kbytes of program memory, up to 512 bytes of user RAM and the following on-chip peripherals:

- USB full speed interface with 7 endpoints, programmable in/out configuration and embedded 3.3 V voltage regulator and transceivers (no external components are needed)
- ISO7816-3 UART interface with programmable baud rate from 372 clock pulses up to 11.625 clock pulses
- Smartcard supply block able to provide programmable supply voltage and I/O voltage levels to the smartcards
- Low voltage reset ensuring proper power-on or power-off of the device (selectable by option)
- 8-bit Timer (TBU)

Figure 1. ST7LCR block diagram



2 Pin description

Figure 2. 24-lead VFQFPN package pinout




Table 2. Pin description

Pin number	Pin name	Type	Level		V _{CARD} supplied	Port/control				Main function (after reset)	Alternate function
			Input	Output		Input		Output			
VFQFPN24						wpu	int	OD	PP		
1	CDRVCC	O		C _T	X					Smartcard supply pin	
2	CRDRST	O		C _T	X				X	Smartcard reset	
3	CRDCLK	O		C _T	X				X	Smartcard clock	
4	C4	O		C _T	X				X	Smartcard C4	
5	CRDIO	I/O		C _T	X	X		X		Smartcard I/O	
6	C8	O		C _T	X				X	Smartcard C8	
7	CRDDET	I	C _T			X				Smartcard detection	
8	NC									Not used ⁽¹⁾	
9	NC									Not used ⁽¹⁾	
10	NC									Not used ⁽¹⁾	

Table 2. Pin description (continued)

Pin number	Pin name	Type	Level		V _{CARD} supplied	Port/control				Main function (after reset)	Alternate function
			Input	Output		Input		Output			
VFQFPN24						wpu	int	OD	PP		
11	OSCIN		C _T							Input/Output oscillator pins. These pins connect a 4 MHz parallel-resonant crystal, or an external source to the on-chip oscillator.	
12	OSCOUT			C _T							
13	GND	S								Must be held low in normal operating mode.	
14	NC									Not used ⁽¹⁾	
15	NC									Not used	
16	DM	I/O	C _T							USB Data Minus line	
17	DP	I/O	C _T							USB Data Plus line	
18	USBVCC	O		C _T						3.3 V Output for USB	
19	V _{DDA}	S								Power supply voltage 4-5.5 V	
20	V _{DD}	S								Power supply voltage 4-5.5 V	
21	NC									Not used	
22	NC									Not used	
23	GNDA	S								Ground	
24	GND	S									


1. Pins 8,9,10, and 14 must be connected to ground.

Legend/abbreviations

- Type: I = input, O = output, S = supply
- In/Output level: C_T = CMOS 0.3V_{DD}/0.7V_{DD} with input trigger
- Output level: HS = 10 mA high sink (on N-buffer only)
- Port and control configuration:
 - Input: float = floating, wpu = weak pull-up, int = interrupt, ana = analog
 - Output: OD = open drain, PP = push-pull



Figure 3. Smartcard interface reference application - VFQFPN24 pin block diagram



1. Mandatory values for the external components:
 C1 = 4.7 μ F, C2 = 100 nF. C1 and C2 must be located close to the chip.
 C3 = 1 nF
 C4 = 4.7 μ F, ESR = 0.5 Ω
 C5 = 470 pF
 C6 = 100 pF
 R = 1.5 k Ω
 L1 = 10 μ H, 2 Ω
 Crystal 4.0 MHz, maximum impedance = 100 Ω
 C11, C12 (refer [Section 4.4.3: Crystal resonator oscillators](#)).
 D1: BAT42 Schottky

3 ST7LCR implementation

ST7LCRE4U1 and ST7LCRDIE6 offer single IC solutions and simplifies the integration of smartcard interfaces into smartcard readers.

3.1 Functionality

A dedicated analog block provides the power supplies 1.8 V and 3 V necessary to interface with different smartcard voltages available on the market. Voltages are selected by software. A dedicated UART interface provides an ISO7816 communication port for connection with the smartcard connector. A full-speed USB interface port allows external connection to a host computer.

3.2 Smartcard interface features

The ST7LCRE4U1 and ST7LCRDIE6 include the following features:

- Compatibility with asynchronous cards
- Compatibility with T=0 and T=1 protocols
- Compatibility with EMV and PC/SC modes.
- Compliance with ISO 7816-3 and 4 and ability to supply the cards with 1.8 V or 3 V (class A, B or C cards, respectively)
- Resume/wake-up mode upon smartcard insertion/removal

The reader is able to communicate with smartcards up to the maximum baud rate allowed, namely 344 086 bps (TA1=16) for a clock frequency of 4 MHz. Because the size of the smartcard buffer is 261 bytes, care must be taken not to exceed this size during APDU exchanges when the protocol in use is T=1.

4 Electrical characteristics

4.1 Absolute maximum ratings

This product contains devices for protecting the inputs against damage due to high static voltages, however it is advisable to take normal precautions to avoid applying any voltage higher than the specified maximum rated voltages. For proper operation it is recommended that V_I and V_O be higher than V_{SS} and lower than V_{DD} . Reliability is enhanced if unused inputs are connected to an appropriate logic voltage level (V_{DD} or V_{SS}).

Power considerations

The average chip-junction temperature, T_J , in Celsius can be obtained from:

$$T_J = T_A + P_D \times R_{thJA}$$

where:

T_A = Ambient temperature

R_{thJA} = Package thermal resistance (junction-to ambient)

$P_D = P_{INT} + P_{PORT}$

$P_{INT} = I_{DD} \times V_{DD}$ (chip internal power)

P_{PORT} = Port power dissipation determined by the user

Stresses above those listed as “absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Ratings	Value	Unit
$V_{DD} - V_{SS}$	Supply voltage	6.0	V
V_{IN}	Input voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
V_{OUT}	Output voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
ESD	ESD susceptibility	2000	V
ESDCard	ESD susceptibility for card pads	4000	V
I_{VDD_I}	Total current into V_{DD_I} (source)	250	mA
I_{VSS_I}	Total current out of V_{SS_I} (sink)	250	

Warning: Direct connection to V_{DD} or V_{SS} of the I/O pins could damage the device in case of program counter corruption (due to unwanted change of the I/O configuration). To guarantee safe conditions, this connection has to be done through a typical 10kΩ pull-up or pull-down resistor.

Table 4. Thermal characteristics

Symbol	Ratings	Value	Unit
R_{thJA}	Package thermal resistance VFQFPN24	42	°C/W
T_{Jmax}	Max. junction temperature	150	°C
T_{STG}	Storage temperature range	-65 to +150	°C
PD_{max}	Power dissipation VFQFPN24	600	mW

4.2 Recommended operating conditions

Operating conditions are given for $T_A = 0$ to $+70$ °C unless otherwise specified.

4.2.1 General operating conditions

Table 5. General operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DD}	Supply voltage		4.0		5.5	V
f_{OSC}	External clock source				16	MHz
T_A	Ambient temperature range		0		70	°C

4.2.2 Current injection

Positive injection

The positive injection current, I_{INJ+} , is **applied** through protection diodes insulated from the substrate of the die.

Negative injection

The negative injection current, I_{INJ-} , is **applied** through protection diodes NOT INSULATED from the substrate of the die. The drawback is a small leakage of few μA induced inside the die when a negative injection is performed. This leakage is tolerated by the digital structure. The effect depends on the pin which is submitted to the injection. Of course, external digital signals applied to the component must have a maximum impedance close to 50 k Ω .

Pure digital pins can tolerate a negative current injection of 1.6 mA. In addition, the best choice is to inject the current as far as possible from the analog input pins.

Note: When several inputs are submitted to a current injection, the maximum injection current is the sum of the positive (respectively negative) currents (instantaneous values).

Refer to [Table 6](#) for the values of I_{INJ-} and I_{INJ+} .

Table 6. Current injection on I/O port and control pins

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{INJ+}	Total positive injected current ⁽¹⁾	$V_{EXTERNAL} > V_{DD}$ (standard I/Os)			20	mA
		$V_{EXTERNAL} > V_{CRDVCC}$ (smartcard I/Os)			20	mA
I_{INJ-}	Total negative injected current	$V_{EXTERNAL} < V_{SS}$	Digital pins		20	mA
			Analog pins		20	mA

1. For SmartCard I/Os, V_{CRDVCC} has to be considered.

4.2.3 Current consumption

[Table 7](#) are measured at $T_A=0$ to $+70^{\circ}\text{C}$, and $V_{DD}-V_{SS}=5.5$ V unless otherwise specified.

Table 7. Current consumption⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{DD}	Supply current in Run mode ⁽²⁾	$f_{OSC} = 4$ MHz		10	15	mA
	Supply current in suspend mode	External $I_{LOAD} = 0$ mA (USB transceiver enabled)			500	μA
	Supply current in Halt mode	External $I_{LOAD} = 0$ mA (USB transceiver disabled)		50	100	

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} . Clock input (OSCIN) is driven by external square wave.
- CPU running with memory access, all I/O pins in input mode with a static value at V_{DD} or V_{SS} ; clock input (OSCIN) driven by external square wave.

4.2.4 I/O port pin characteristics

[Table 8](#) characteristics are measured at $T_A=0$ to $+70^{\circ}\text{C}$. Voltages are referred to V_{SS} unless otherwise specified.

Table 8. I/O port pins characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IL}	Input low level voltage	$V_{DD} = 5$ V			$0.3V_{DD}$	V
V_{IH}	Input high level voltage	$V_{DD} = 5$ V	$0.7V_{DD}$			
V_{HYS}	Schmidt trigger voltage hysteresis ⁽¹⁾			400		mV
V_{OL}	Output low level voltage for Standard I/O port pins	$I = -5\text{mA}$			1.3	V
		$I = -2\text{mA}$			0.4	
V_{OH}	Output high level voltage	$I = 3\text{mA}$	$V_{DD} - 0.8$			
I_L	Input leakage current	$V_{SS} < V_{PIN} < V_{DD}$			1	μA
R_{PU}	Pull-up equivalent resistor		50	90	170	k Ω

Table 8. I/O port pins characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t _{OHL}	Output high to low level fall time for high sink I/O port pins (Port D) ⁽²⁾	C _I =50 pF	6	8	13	ns
t _{OHL}	Output high to low level fall time for standard I/O port pins (Port A, B or C) ⁽²⁾		18		23	
t _{OLH}	Output L-H rise time (Port D) ⁽²⁾		7	9	14	
t _{OLH}	Output L-H rise time for standard I/O port pins (Port A, B or C) ⁽²⁾		19		28	
t _{ITEXT}	External interrupt pulse time		1			t _{CPU}

- 1. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
- 2. Guaranteed by design, not tested in production.

4.3 Supply and reset characteristics

Table 9 characteristics are measured for T_A = 0 to +70 °C, and V_{DD} - V_{SS} = 5.5 V unless otherwise specified.

Table 9. Low voltage detector and supervisor (LVDs)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IT+}	Reset release threshold (V _{DD} rising)			3.7	3.9	V
V _{IT-}	Reset generation threshold (V _{DD} falling)		3.3	3.5		V
V _{hys}	Hysteresis V _{IT+} - V _{IT-} ⁽¹⁾			200		mV
V _{TPOR}	V _{DD} rise time rate ⁽¹⁾		20			ms/V

- 1. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

4.4 Clock and timing characteristics

4.4.1 General timings

Table 10 are measured at T_A=0 to +70 °C unless otherwise specified.

Table 10. General timings

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
t _{c(INST)}	Instruction cycle time		2	3	12	t _{CPU}
		f _{CPU} =4 MHz	500	750	3000	ns
t _{v(IT)}	Interrupt reaction time t _{v(IT)} = Δt _{c(INST)} + 10 ⁽²⁾		10		22	t _{CPU}
		f _{CPU} =4 MHz	2.5		5.5	μs

- 1. Data based on typical application software.
- 2. Time measured between interrupt event and interrupt vector fetch. Δt_{c(INST)} is the number of t_{CPU} cycles needed to finish the current instruction execution.




4.4.2 External clock source

Table 11. External clock source characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{OSCINH}	OSCIN input pin high level voltage	see Figure 4	$0.7V_{DD}$		V_{DD}	V
V_{OSCINL}	OSCIN input pin low level voltage		V_{SS}		$0.3V_{DD}$	
$t_{w(OSCINH)}$ $t_{w(OSCINL)}$	OSCIN high or low time ⁽¹⁾		15			ns
$t_r(OSCIN)$ $t_f(OSCIN)$	OSCIN rise or fall time				15	
I_L	OSCx Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			± 1	μA

1. Data based on design simulation and/or technology characteristics, not tested in production.

Figure 4. Typical application with an external clock source



4.4.3 Crystal resonator oscillators

The ST7 internal clock is supplied with one Crystal resonator oscillator. All the information given in this paragraph are based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 12. Crystal resonator characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
f _{OSC}	Oscillator Frequency ⁽¹⁾	MP: Medium power oscillator			4		MHz
R _F	Feedback resistor			90		150	kΩ
C _{L1} C _{L2}	Recommended load capacitances versus equivalent serial resistance of the crystal resonator (R _S)	See Table 14	(MP oscillator)	22		56	pF
i ₂	OSCOUT driving current	V _{DD} =5V V _{IN} =V _{SS}	(MP oscillator)	1.5		3.5	mA

1. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value. Contact crystal resonator manufacturer for more details.

Table 13. Typical crystal resonator characteristics

Oscillator		Reference		Freq.	Characteristic ⁽¹⁾	C _{L1} (pF)	C _{L2} (pF)	t _{SU(OSC)} (ms) ⁽²⁾
Crystal	MP	JAUCH	SS3-400-30-30/30	4 MHz	Δf _{OSC} =[±30ppm _{25°C} ,±30ppm _{ΔTa}] (Typ) R _S =60Ω	33	33	7~10


1. Resonator characteristics given by the crystal resonator manufacturer.
2. t_{SU(OSC)} is the typical oscillator start-up time measured between V_{DD} = 2.8 V and the fetch of the first instruction (with a quick V_{DD} ramp-up from 0 to 5 V (<50 μs)).

Table 14. Recommended values for 4 MHz crystal resonator

Symbol	Min	Typ	Max
R _S MAX ⁽¹⁾	20 Ω	25 Ω	70 Ω
C _{OSCIN}	56 pF	47 pF	22 pF
C _{OSCOUT}	56 pF	47 pF	22 pF

1. R_SMAX is the equivalent serial resistor of the crystal (see crystal specification).

Figure 5. Typical application with a crystal resonator



4.5 Memory characteristics

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Table 15. RAM and hardware registers characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{RM}	Data retention mode ⁽¹⁾	Halt mode (or Reset)	2			V

1. Minimum V_{DD} supply voltage without losing data stored in RAM (in Halt mode or under Reset) or in hardware registers (only in Halt mode). Not tested in production.

4.6 Smartcard supply supervisor electrical characteristics

Table 16 characteristics are measured for $T_A = 0$ to $+70$ °C, and $4.0 < V_{DD} - V_{SS} < 5.5$ V unless otherwise specified.

Table 16. Smartcard supply supervisor electrical characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
3 V regulator output (for IEC7816-3 class B cards)						
V_{CRDVCC}	SmartCard Power Supply Voltage		2.7	3.0	3.3	V
I_{SC}	SmartCard Supply Current				50	mA
I_{OVDET}	Current Overload Detection				100 ⁽¹⁾	mA
t_{IDET}	Detection time on Current Overload		170 ⁽¹⁾		1400 ⁽¹⁾	μs
t_{OFF}	V_{CRDVCC} Turn off Time	$C_{LOADmax} \leq 4.7\mu F$			750	μs
t_{ON}	V_{CRDVCC} Turn on Time	$C_{LOADmax} \leq 4.7\mu F$		150	500	μs
1.8 V regulator output (for IEC7816-3 Class C Cards)						
V_{CRDVCC}	SmartCard Power Supply Voltage		1.65	1.8	1.95	V
I_{SC}	SmartCard Supply Current				20	mA
I_{OVDET}	Current Overload Detection				100 ⁽¹⁾	mA

Table 16. Smartcard supply supervisor electrical characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{IDET}	Detection time on Current Overload		170 ⁽¹⁾		1400 ⁽¹⁾	μs
t_{OFF}	V_{CRDVCC} Turn off Time	$C_{LOADmax} \leq 4.7\mu F$			750	μs
t_{ON}	V_{CRDVCC} Turn on Time	$C_{LOADmax} \leq 4.7\mu F$		150	500	μs
Smartcard CLKPin						
V_{OL}	Output Low Level Voltage	$I = -50\mu A$	-	-	0.4 ⁽¹⁾	V
V_{OH}	Output High Level Voltage	$I = 50\mu A$	$V_{CRDVCC} - 0.5^{(1)}$	-	-	V
T_{OHL}	Output H-L Fall Time ⁽¹⁾	$C_I = 30pF$	-		20	ns
T_{OLH}	Output L-H Rise Time ⁽¹⁾	$C_I = 30pF$	-		20	ns
F_{VAR}	Frequency variation ⁽¹⁾		-		1	%
F_{DUTY}	Duty cycle ⁽¹⁾		45		55	%
P_{OL}	Signal low perturbation ⁽¹⁾		-0.25		0.4	V
P_{OH}	Signal high perturbation ⁽¹⁾		$V_{CRDVCC} - 0.5$		$V_{CRDVCC} + 0.25$	V
I_{SGND}	Short-circuit to Ground ⁽¹⁾			15		mA
Smartcard I/O Pin						
V_{IL}	Input Low Level Voltage		-	-	0.5 ⁽¹⁾	V
V_{IH}	Input High Level Voltage		$0.6V_{CRDVCC}^{(1)}$	-	-	V
V_{OL}	Output Low Level Voltage	$I = -0.5mA$	-	-	0.4 ⁽¹⁾	V
V_{OH}	Output High Level Voltage	$I = 20\mu A$	$0.8V_{CRDVCC}^{(1)}$	-	$V_{CRDVCC}^{(1)}$	V
I_L	Input Leakage Current ⁽¹⁾	$V_{SS} < V_{IN} < V_{SC_PWR}$	-10	-	10	μA
I_{RPU}	Pull-up Equivalent Resistance	$V_{IN} = V_{SS}$		24	30	k Ω
T_{OHL}	Output H-L Fall Time ⁽¹⁾	$C_I = 30pF$	-		0.8	μs
T_{OLH}	Output L-H Rise Time ⁽¹⁾	$C_I = 30pF$	-		0.8	μs
I_{SGND}	Short-circuit to Ground ⁽¹⁾			15		mA
Smartcard RST C4 and C8 Pin						
V_{OL}	Output Low Level Voltage	$I = -0.5mA$	-	-	0.4 ⁽¹⁾	V
V_{OH}	Output High Level Voltage	$I = 20\mu A$	$V_{CRDVCC} - 0.5^{(1)}$	-	$V_{CRDVCC}^{(1)}$	V
T_{OHL}	Output H-L Fall Time ⁽¹⁾	$C_I = 30pF$	-		0.8	μs
T_{OLH}	Output L-H Rise Time ⁽¹⁾	$C_I = 30pF$	-		0.8	μs
I_{SGND}	Short-circuit to Ground ⁽¹⁾			15		mA

1. Data based on characterization results, not tested in production.

4.7 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

4.7.1 Functional EMS (electromagnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- **ESD**: electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

- Software recommendations
The software flowchart must include the management of runaway conditions such as:
 - Corrupted program counter
 - Unexpected reset
 - Critical Data corruption (control registers...)
- Prequalification trials
Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the Reset pin or the Oscillator pins for 1 second.
To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Table 17. EMS characteristics

Symbol	Parameter	Conditions	Level/ Class
V_{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}=5\text{ V}$, $T_A=+25\text{ }^{\circ}\text{C}$, $f_{OSC}=8\text{ MHz}$ conforms to IEC 1000-4-2	2B
V_{FFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{DD} pins to induce a functional disturbance	$V_{DD}=5\text{ V}$, $T_A=+25\text{ }^{\circ}\text{C}$, $f_{OSC}=8\text{ MHz}$ conforms to IEC 1000-4-4	4B

4.7.2 Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Table 18. EMI characteristics

Symbol	Parameter	Conditions	Monitored Frequency Band	Max vs. [f _{OSC} /f _{CPU}] ⁽¹⁾		Unit
				4/8MHz	4/4MHz	
S _{EMI}	Peak level	V _{DD} =5 V, T _A =+25 °C, conforming to SAE J 1752/3	0.1 MHz to 30 MHz	19	18	dBμV
			30 MHz to 130 MHz	32	27	
			130 MHz to 1 GHz	31	26	
			SAE EMI Level	4	3.5	-

1. Data based on characterization results, not tested in production.

4.7.3 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). The Human Body Model is simulated. This test conforms to the JESD22-A114A standard.

Table 19. Absolute maximum ratings

Symbol	Ratings	Conditions	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (Human body model)	T _A =+25 °C	2000	V

1. Data based on characterization results, not tested in production.

Static and dynamic latch-up

- **LU:** 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.
- **DLU:** Electrostatic discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected



as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards. For more details, refer to the application note AN1181.

Table 20. Electrical sensitivities

Symbol	Parameter	Conditions	Class ⁽¹⁾
LU	Static latch-up class	T _A =+25°C	A
DLU	Dynamic latch-up class	V _{DD} =5.5V, f _{OSC} =4MHz, T _A =+25°C	A

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).

4.8 Communication interface characteristics

Table 21. USB DC electrical characteristics

Parameter	Symbol	Conditions	Min.	Max.	Unit
Input levels					
Differential input sensitivity	VDI	I(D+, D-)	0.2		V
Differential common mode range	VCM	Includes VDI range	0.8	2.5	V
Single ended receiver threshold	VSE		1.3	2.0	V
Output levels					
Static output low	VOL	RL of 1.5 kΩ to 3.6 V ⁽¹⁾		0.3	V
Static output high	VOH	RL of 15 kΩ to V _{SS} ⁽¹⁾	2.8	3.6	V
USBVCC: voltage level	USBV	V _{DD} =5 V	3.00	3.60	V

1. R_L is the load connected on the USB drivers. All the voltages are measured from the local ground potential.

Figure 6. USB data signal rise and fall time




Table 22. USB full-speed electrical characteristics

Parameter	Symbol	Conditions	Min	Max	Unit
Driver characteristics					
Rise time ⁽¹⁾	t_r	CL=50 pF	4	20	ns
Fall Time ⁽¹⁾	t_f	CL=50 pF	4	20	ns
Rise/ Fall time matching	t_{rfm}	t_r/t_f	90	110	%
Output signal crossover voltage	VCRS		1.3	2.0	V

1. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to Chapter 7 (Electrical) of the USB specification (version 1.1).

KTTIC

5 Package characteristics

In order to meet environmental requirements, ST offers these devices in ECOPACK® package. The package has a lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

KTTIC

5.1 Package mechanical data

Figure 7. 24-lead very thin fine pitch quad flat no-lead 5x5 mm 0.65 mm pitch, package outline





Table 23. 24-lead very thin fine pitch quad flat no-lead 5x5mm,0.65mm pitch, mechanical data

Dim.	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	0.800	0.900	1.000	0.0315	0.0354	0.0394
A1	0.000	0.020	0.050	0.0000	0.0010	0.0020
A3		0.020			0.0008	
b	0.250	0.300	0.350	0.0098	0.0118	0.0138
D		5.000			0.1969	
D2	3.500	3.600	3.700	0.1378	0.1417	0.1457
E		5.000			0.1969	
D2	3.500	3.600	3.700	0.1378	0.1417	0.1457
e		0.650			0.0256	
L	0.350	0.450	0.550	0.0138	0.0177	0.0217
L2	0.870	0.875	0.880	0.0343	0.0344	0.0346
ddd	0.080			0.0031		

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 8. Recommended reflow oven profile (MID JEDEC)



KTTIC

6 Device configuration and ordering information

Device ordering information and transfer of customer code

Customer code is made up of the ROM contents and the list of the selected options (if any). The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file in .S19 format generated by the development tool. All unused bytes must be set to FFh.

The selected options are communicated to STMicroelectronics using the correctly completed OPTION LIST appended. See [Figure 9: ST7LCR option list](#).

Refer to application note AN1635 for information on the counter listing returned by ST after code has been transferred.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Table 24. Ordering information

Sales type	Program memory (bytes)	RAM (bytes)	Package
ST7LCRE4U1/xxx ⁽¹⁾	16K ROM	768	VFQFPN24
ST7LCRDIE6/xxx ⁽¹⁾	16K ROM	768	Die

1. Customer ROM code name is assigned by STMicroelectronics.

KTTIC

ST7LCR

Figure 9. ST7LCR option list

ST7LCR MICROCONTROLLER OPTION LIST
(Last update: October 2007)

Customer:
Address:
Contact:
Phone No:

Reference/ROM Code* :
*The ROM code name is assigned by STMicroelectronics.
ROM code must be sent in .S19 format. .Hex extension cannot be processed.

Device Type/Memory Size/Package (check only one option)

ROM Device: | 16K

VFQFPN24: | [] ST7LCRE4U1
DIE24: | [] ST7LCRDIE6

Conditioning (check only one option) :

Packaged Product: | Die Product

[] Tray (VFQFPN package only) | [] Tape & Reel
| [] Waffle pack
| [] Sawn wafer on sticky foil
| [] Inked wafer

Special Marking: [] No [] Yes " _ ' - ' / "
Authorized characters are letters, digits, '.', '-', '/', and spaces only.

Maximum character count: VFQFPN24 (7 char. max) : -----

Vcc Card: CRDVCC [] 1.8V
[] 3.0V

Watchdog: WDGSW [] Software Activation
[] Hardware Activation

Nested Interrupts NEST [] Nested Interrupts
[] Non Nested Interrupts

ISO Clock Source ISOCLK [] Oscillator
[] Divider

No. of Retries RETRY [] 5
[] 4

Readout Protection: FMP_R [] Disabled
[] Enabled

Date Signature

7 **Revision history**

Table 25. Document revision history

Date	Revision	Changes
26-Aug-06	0.1	Initial release
26-Mar-07	0.2	QFN24 package added Option List added External clock source frequency modified (to maximum value), Section 4.2 Die sales type added to Table Note added to Table 2 (NC pins must be connected to ground)
23-Oct-2007	1	Document reformatted. Replaced ST7LCR by ST7LCRE4U1and ST7LCRDIE6. ECOPACK text added. Changed “selectable card V _{CC} ” into “fixed card V _{CC} ”. 5 V removed in Section : Features , Section 3: ST7LCR implementation and Table 16: Smartcard supply supervisor electrical characteristics . Changed QFN24 into VFQFPN24. Added Figure 8: Recommended reflow oven profile (MID JEDEC) . CRDC4 and CRDC8 renamed C4 and C8 respectively in Figure 1: ST7LCR block diagram . Removed LED functional block and LEDO pin from Figure 1: ST7LCR block diagram . LEDO pin left unconnected in Figure 2: 24- lead VFQFPN package pinout and Table 2: Pin description , and Figure 3: Smartcard interface reference application - VFQFPN24 pin block diagram . Removed mention of external LEDS in Section 3.1: Functionality . SLEF and DIODE pins removed from Figure 1: ST7LCR block diagram , and left unconnected in Figure 2: 24-lead VFQFPN package pinout , Table 2: Pin description , and Figure 3: Smartcard interface reference application - VFQFPN24 pin block diagram . Removed LED pin characteristics table. Added Figure 8: Recommended reflow oven profile (MID JEDEC) . Updated Figure 9: ST7LCR option list .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

