http://www.kttic.com KTTIC termark DEMO: Purchase from www.A-PDF.com to remove the watermark

A-PDF

ISTRUMENTS


Data sheet acquired from Harris Semiconductor SCHS136E

August 1997 - Revised October 2003

Features

- Buffered Inputs and Outputs
- Typical Propagation Delay: 13ns (Data to Output at $V_{CC} = 5V, C_L = 15pF, T_A = 25^{\circ}C$
- · Serial or Parallel Expansion Without External Gating
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at $V_{CC} = 5V$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, I_I ≤ 1μA at V_{OL}, V_{OH}

Pinout



GND 8

Description

The 'HC85 and 'HCT85 are high speed magnitude comparators that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

CD54HCT85, CD74HCT85

High-Speed CMOS Logic

4-Bit Magnitude Comparator

These 4-bit devices compare two binary, BCD, or other monotonic codes and present the three possible magnitude results at the outputs (A > B, A < B, and A = B). The 4-bit input words are weighted (A0 to A3 and B0 to B3), where A3 and B₃ are the most significant bits.

The devices are expandable without external gating, in both serial and parallel fashion. The upper part of the truth table indicates operation using a single device or devices in a serially expanded application. The parallel expansion scheme is described by the last three entries in the truth table.

Ordering Information


| PART NUMBER | TEMP. RANGE (^o C) | PACKAGE |
|--------------------------|----------------------------------|--------------|
| CD54HC85F3A | -55 to 125 | 16 Ld CERDIP |
| CD54HCT85F3A | -55 to 125 | 16 Ld CERDIP |
| CD74HC <mark>85</mark> E | -55 to 125 | 16 Ld PDIP |
| CD74HC85M | -55 to 125 | 16 Ld SOIC |
| CD74HC85MT | -55 to 125 | 16 Ld SOIC |
| CD74HC85M96 | -55 to 125 | 16 Ld SOIC |
| CD74HC85NSR | -55 to 125 | 16 Ld SOP |
| CD74HC85PW | -55 to 125 | 16 Ld TSSOP |
| CD74HC85PWR | -55 to 125 | 16 Ld TSSOP |
| CD74HC85PWT | -55 to 125 | 16 Ld TSSOP |
| CD74HCT85E | -55 to 125 | 16 Ld PDIP |
| CD74HCT85M | -55 to 125 | 16 Ld SOIC |
| CD74HCT85MT | -55 to 125 | 16 Ld SOIC |
| CD74HCT85M96 | -55 to 125 | 16 Ld SOIC |

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2003, Texas Instruments Incorporated 1

9 B0

PFunctional Diagram



TRUTH TABLE

| | COMPARI | NG INPUTS | | CAS | CADING IN | PUTS | OUTPUTS | | | |
|--------------|---------------|-----------|---------|----------|-----------|-------|---------|-------|-------|--|
| A3, B3 | A2, B2 | A1, B1 | A0, B0 | A > B | A < B | A = B | A > B | A < B | A = B | |
| SINGLE DEVIC | E OR SERIES C | ASCADING | | <u> </u> | - | | - | | - | |
| A3 > B3 | x | Х | Х | х | х | x | н | L | L | |
| A3 < B3 | х | Х | Х | х | х | х | L | н | L | |
| A3 = B3 | A2 >B2 | х | х | х | х | x | н | L | L | |
| A3 = B3 | A2 < B2 | x | x | х | x | x | L | н | L | |
| A3 = B3 | A2 = B2 | A1 > B1 | х | х | x | x | н | L | L | |
| A3 = B3 | A2 = B2 | A1 < B1 | х | х | х | х | L | н | L | |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 > B0 | х | х | х | н | L | L | |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 < B0 | х | х | х | L | н | L | |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | н | L | L | н | L | L | |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | L | н | L | L | н | L | |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | L | L | н | L | L | н | |
| PARALLEL CA | SCADING | | • | | | | | | | |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | Х | Х | н | L | L | Н | |
| A3 = B3 | A2 = B2 | A1 = B1 | A0 = B0 | Н | н | L | L | L | L | |
| A3 = B3 | A2 = B2S | A1 = B1 | A0 = B0 | L | L | L | н | н | L | |

H = High Voltage Level, L = Low Voltage, Level, X = Don't Care

Absolute Maximum Ratings

| DC Supply Voltage, V _{CC} 0.5V to 7V DC Input Diode Current, I_{IK} |
|---|
| For $V_{l} < -0.5V$ or $V_{l} > V_{CC} + 0.5V$ ±20mA |
| DC Output Diode Current, I _{OK} |
| For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ |
| DC Output Source or Sink Current per Output Pin, IO |
| For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$ ±25mA |
| DC V _{CC} or Ground Current, I _{CC or} I _{GND} ±50mA |
| Operating Conditions |
| |
| Temperature Range (T _A) |

| Operating Conditions |
|--|
| Temperature Range (T _A) |
| Supply Voltage Range, V _{CC} |
| HC Types |
| HCT Types4.5V to 5.5V |
| DC Input or Output Voltage, VI, VO 0V to VCC |
| Input Rise and Fall Time |
| 2V |
| 4.5V 500ns (Max) |
| 6V |

Thermal Information

| Package Thermal Impedance, θ _{JA} (see Note 1): E (PDIP) Package |
|--|
| PW (TSSOP) Package 108 ^o C/W |
| Maximum Junction Temperature |
| Maximum Lead Temperature (Soldering 10s) |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

| | | TE: CONDI | | v _{cc} | | 25 ⁰ C | | -40°C 1 | O 85°C | -55°C T | O 125 ⁰ C | |
|--|-----------------|--|-------------------------|-----------------|--------------|-------------------|------|---------|--------|---------|----------------------|-------|
| PARAMETER SYM | | V _I (V) | I _O (mA) (Ŭ) | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| HC TYPES | | | | | | | | | | | | |
| High Level Input | VIH | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
| Voltage | | | | 4.5 | 3 .15 | - | - | 3.15 | - | 3.15 | - | V |
| | | | | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | V |
| Low Level Input | VIL | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V |
| Voltage | | | | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V |
| | | | | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | V |
| High Level Output | VOH | V _{IH} or V _{IL} | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V |
| Voltage CMOS Loads | | | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
| CINICO LUAUS | | | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V |
| High Level Output | | | - | - | - | - | - | - | - | - | - | V |
| Voltage TTL Loads | | | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
| | | | -5.2 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V |
| Low Level Output | V _{OL} | / _{OL} V _{IH} or V _{IL} | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Voltage CMOS Loads | | | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| CINOS LUdus | | | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads | | | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| | | | 5.2 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | lı | V _{CC} or GND | - | 6 | - | - | ±0.1 | - | ±1 | - | ±1 | μA |
| Quiescent Device Current | Icc | V _{CC} or GND | 0 | 6 | - | - | 8 | - | 80 | - | 160 | μA |

KTTIC

http://www.kttic.com CD54HC85, CD74HC85, CD54HCT85, CD74HCT85

DC Electrical Specifications (Continued)

| | | TE: CONDI | - | Vcc | | 25 ⁰ C | | -40 ^о С т | O 85°C | -55 ⁰ С Т | O 125 ⁰ C | |
|--|------------------------------|------------------------------------|---------------------|---------------|------|-------------------|------|----------------------|--------|----------------------|----------------------|-------|
| PARAMETER | SYMBOL | V _I (V) | I _O (mA) | (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| HCT TYPES | | | | | | | | | | | | |
| High Level Input Voltage | VIH | - | - | 4.5 to 5.5 | 2 | - | - | 2 | - | 2 | - | V |
| Low Level Input Voltage | VIL | - | - | 4.5 to 5.5 | - | - | 0.8 | - | 0.8 | - | 0.8 | V |
| High Level Output Voltage CMOS Loads | V _{OH} | V _{IH} or V _{IL} | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
| High Level Output Voltage TTL Loads | | | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
| Low Level Output Voltage CMOS Loads | V _{OL} | V _{IH} or V _{IL} | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads | | | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | lı | V _{CC} and GND | 0 | 5.5 | - | | ±0.1 | - | ±1 | - | ±1 | μA |
| Quiescent Device Current | Icc | V _{CC} or GND | 0 | 5.5 | - | - | 8 | - | 80 | - | 160 | μA |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | ∆I _{CC} (Note 2) | V _{CC} -2.1 | - | 4.5 to 5.5 | - | 100 | 360 | - | 450 | - | 490 | μA |

2. For dual-supply systems theoretical worst case ($V_1 = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

HCT Input Loading Table

| INPUT | UNIT LOADS | | | | | | |
|-----------------------------|------------|--|--|--|--|--|--|
| A0-A3, B0-B3 and (A = B) IN | 1.5 | | | | | | |
| (A > B) IN, (A < B) IN | 1 | | | | | | |

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g. 360µA max at 25°C.

Switching Specifications Input tr, tf = 6ns

| | | TEST | | | 25°C | | -40 ⁰ 85 | с то °С | | С ТО 5°С | |
|--|------------|-----------------------|-----|-----|------|-----|------------------------|------------|-----|-------------|-------|
| PARAMETER | SYMBOL | - | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| HC TYPES | - | - | | | | | | | | - | - |
| Propagation Delay, | tPLH, tPHL | $C_L = 50 pF$ | 2 | - | - | 195 | - | 245 | - | 295 | ns |
| A _n , B _n to (A > B) OUT, (A < B) OUT | | | 4.5 | - | - | 39 | - | 47 | - | 59 | ns |
| (A < B) 001 | | C _L = 15pF | 5 | - | 16 | - | - | - | - | - | ns |
| | | $C_L = 50 pF$ | 6 | - | - | 33 | - | 42 | - | 50 | ns |
| A_n , B_n to (A = B) OUT | tPLH, tPHL | C _L = 50pF | 2 | - | - | 175 | - | 240 | - | 265 | ns |
| | | | 4.5 | - | - | 35 | - | 44 | - | 53 | ns |
| | | C _L = 15pF | 5 | - | 14 | - | - | - | - | - | ns |
| | | $C_L = 50 pF$ | 6 | - | - | 30 | - | 37 | - | 45 | ns |

http://www.kttic.com CD54HC85, CD74HC85, CD54HCT85, CD74HCT85

| | | TEST | | | 25 ⁰ C | | -40 ⁰ 85 | с то ⁰С | | С ТО 5°С | |
|---|-------------------------------------|-----------------------|---------------------|-----|-------------------|-----|------------------------|------------|-----|-------------|-------|
| PARAMETER | SYMBOL | CONDITIONS | V _{CC} (V) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNITS |
| (A > B) IN, $(A < B)$ IN, $(A = B)$ IN | t _{PLH,} t _{PHL} | C _L = 50pF | 2 | - | - | 140 | - | 175 | - | 210 | ns |
| to $(A > B)$ OUT, $(A < B)$ OUT | | | 4.5 | - | - | 28 | - | 35 | - | 42 | ns |
| | | C _L = 15pF | 5 | - | 11 | - | - | - | - | - | ns |
| | | $C_L = 50 pF$ | 6 | - | - | 24 | - | 30 | - | 36 | ns |
| (A > B) IN to $(A = B)$ OUT | t _{PLH,} t _{PHL} | $C_L = 50 pF$ | 2 | - | - | 120 | - | 150 | - | 180 | ns |
| | | | 4.5 | - | - | 24 | - | 30 | - | 36 | ns |
| | | C _L = 15pF | 5 | - | 9 | - | - | - | - | - | ns |
| | | C _L = 50pF | 6 | - | - | 20 | - | 26 | - | 31 | ns |
| Power Dissipation Capacitance (Notes 3, 4) | C _{PD} | - | 5 | - | 24 | - | - | - | - | - | pF |
| Output Transition Times | t _{TLH} , t _{THL} | C _L = 50pF | 2 | - | - | 75 | - | 95 | - | 110 | ns |
| (Figure 1) | | | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
| | | | 6 | - | - | 13 | - | 16 | - | 19 | ns |
| Input Capacitance | C _{IN} | - | - | - | - | 10 | - | 10 | - | 10 | pF |
| HCT TYPES | | | | | | | | | | - | |
| Propagation Delay, | t _{PLH} , t _{PHL} | $C_L = 50 pF$ | 4.5 | - | - | 37 | - | 46 | - | 56 | ns |
| An, Bn to $(A > B)$ OUT, (A < B) OUT | | C _L = 15pF | 5 | - | 15 | - | - | - | - | - | ns |
| An, Bn to (A = B) OUT | t _{PLH} , t _{PHL} | $C_L = 50 pF$ | 4.5 | - | - | 40 | - | 50 | - | 60 | ns |
| | | C _L = 15pF | 5 | - | 17 | - | - | - | - | - | ns |
| (A > B) IN, (A < B) IN, (A = B) IN | t _{PLH} , t _{PHL} | $C_L = 50 pF$ | 4.5 | - | - | 30 | - | 38 | - | 45 | ns |
| to $(A > B)$ OUT, $(A < B)$ OUT | | C _L = 15pF | 5 | - | 12 | - | - | - | - | - | ns |
| (A > B) IN to $(A = B)$ OUT | ^t PLH, ^t PHL | C _L = 50pF | 4.5 | - | - | 31 | - | 39 | - | 47 | ns |
| | | C _L = 15pF | 5 | - | 13 | - | - | - | - | - | ns |
| Output Transition Times (Figure 1) | ttlh <mark>, tth</mark> l | C _L = 50pF | 4.5 | - | | 15 | | 19 | - | 22 | ns |
| Power Dissipation Capacitance (Notes 3, 4) | C _{PD} | - | 5 | - | 26 | - | - | - | - | - | pF |
| Input Capacitance | CIN | - | - | - | - | 10 | - | 10 | - | 10 | pF |

Switching Specifications Input tr, tf = 6ns (Continued)

NOTES:

3. $C_{\mbox{PD}}$ is used to determine the dynamic power consumption, per gate/package.

4. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where $f_i = Input$ Frequency, $C_L = Output$ Load Capacitance, $V_{CC} = Supply$ Voltage.

Test Circuits and Waveforms







FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC








KTTIC http://www.kttic.com

CD54HC85, CD74HC85, CD54HCT85, CD74HCT85



TEXAS

TRUMENTS

28-Feb-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | n MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|--|
| 5962-8867201EA | ACTIVE | CDIP | J | 16 | 1 | None | Call TI | Level-NC-NC-NC |
| 8601301EA | ACTIVE | CDIP | J | 16 | 1 | None | Call TI | Level-NC-NC-NC |
| CD54HC85F3A | ACTIVE | CDIP | J | 16 | 1 | None | Call TI | Level-NC-NC-NC |
| CD54HCT85F3A | ACTIVE | CDIP | J | 16 | 1 | None | Call TI | Level-NC-NC-NC |
| CD74HC85E | ACTIVE | PDIP | Ν | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HC85M | ACTIVE | SOIC | D | 16 | 40 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| CD74HC85M96 | ACTIVE | SOIC | D | 16 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| CD74HC85MT | ACTIVE | SOIC | D | 16 | 250 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| CD74HC85NSR | ACTIVE | SO | NS | 16 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| CD74HC85PW | ACTIVE | TSSOP | PW | 16 | 90 | Pb-Free (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| CD74HC85PWR | ACTIVE | TSSOP | PW | 16 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| CD74HC85PWT | ACTIVE | TSSOP | PW | 16 | 250 | Pb-Free (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |
| CD74HCT85E | ACTIVE | PDIP | Ν | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HCT85M | ACTIVE | SOIC | D | 16 | 40 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| CD74HCT85M96 | ACTIVE | SOIC | D | 16 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |
| CD74HCT85MT | ACTIVE | SOIC | D | 16 | 250 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR/ Level-1-235C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take



reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

KTTIC

J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



http://www.kttic.com



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PLASTIC SMALL-OUTLINE PACKAGE

PW (R-PDSO-G**)

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



http://www.kttic.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

KTTIC

http://www.kttic.com