A-PDF Watermark DEMO: Purchase from www.PD74HC242, watermark DEMO: Purchase from www.PD74HC242, watermark DEMO: Purchase from www.PD74HC243, TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS168

November 1997


High Speed CMOS Logic Quad-Bus Transceiver with Three-State Outputs

Features

- Typical Propagation Delay (A to B, B to A) of 7ns at V_{CC} = 5V, C_L = 15pF, T_A = 25°C
- Three-State Outputs
- Buffered Inputs
- Fanout (Over Temperature Range)
 - Standard Outputs......10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{II} = 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, I_I \leq 1 μ A at V_{OL}, V_{OH}

Pinout

CD74HCT242, CD74HC243, CD74HCT243 (PDIP, SOIC) TOP VIEW



Description

The Harris CD74HCT242, CD74HC243 and CD74HCT243 silicon-gate CMOS three-state bidirectional inverting and non-inverting buffers are intended for two-way asynchronous communication between data buses. They have high drive current outputs which enable high-speed operation when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuits, and have speeds comparable to low power Schottky TTL circuits. They can drive 15 LSTTL loads.

The CD74HCT242 is an inverting buffer; the CD74HC243 and CD74HCT243 are non-inverting buffers.

The states of the output enables ($\overline{\text{OEB}}$, OEA) determine both the direction of flow (A to B, B to A), and the three-state mode.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC243E	-55 to 125	14 Ld PDIP	E14.3
CD74HC243M	-55 to 125	14 Ld SOIC	M14.15
CD74HCT243M	-55 to 125	14 Ld SOIC	M14.15


NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer or die for this part number is available which meets all electrical specifications. Please contact your local sales

Functional Diagrams

CD74HCT242





TRUTH TABLE

		HCT242	SERIES	HC, HCT243 SERIES			
CONTRO	L INPUTS	DATA POR	T STATUS	DATA PORT STATUS			
OEB	OEA	An	Bn	An	Bn		
Н	Н	ō	I	0	1		
L	Н	Z	Z	Z	Z		
Н	L	Z	Z	Z	Z		
L	L	I	ō	I	0		

NOTE:

H = High Voltage Level

L = Low Voltage Level

I = Input

O = Output (Same Level as Input)

 \overline{O} = Output (Inversion of Input Level)

Z = High Impedance

To prevent excess currents in the High Z modes all I/O terminals should be terminated with $10k\Omega$ to $1M\Omega$ resistors.

Absolute Maximum Ratings Thermal Information θ_{JA} (°C/W) DC Supply Voltage, V $_{\rm CC}$ -0.5V to 7V Thermal Resistance (Typical, Note 3) DC Input Diode Current, I_{IK} For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$±20mA DC Output Diode Current, IOK Maximum Storage Temperature Range-65°C to 150°C DC Drain Current, per Output, IO Maximum Lead Temperature (Soldering 10s)......300°C For $-0.5V < V_O < V_{CC} + 0.5V$±35mA (SOIC - Lead Tips Only) DC Output Source or Sink Current per Output Pin, IO **Operating Conditions** Temperature Range (T_{Δ})55°C to 125°C Supply Voltage Range, VCC HC Types2V to 6V DC Input or Output Voltage, V_I, V_O 0V to V_{CC} Input Rise and Fall Time 4.5V...... 500ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

		TEST CONDITIONS			25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	٧
				6	4.2	-	-	4.2	-	4.2	-	٧
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	٧
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	٧
				6	-	-	1.8	=	1.8	-	1.8	٧
High Level Output	V _{OH}	V _{IH} or	-0.02	2	1.9	-	-	1.9	-	1.9	-	٧
Voltage CMOS Loads		V_{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	٧
			-0.02	6	5.9	-	-	5.9	-	5.9	-	٧
High Level Output]		-6	4.5	3.98	-	-	3.84	-	3.7	-	٧
Voltage TTL Loads			-7.8	6	5.48	-	-	5.34	-	5.2	-	٧
Low Level Output	V _{OL}	V _{IH} or	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads		V_{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output]		6	4.5	-	-	0.26	-	0.33	-	0.4	V
Voltage TTL Loads			7.8	6	-	-	0.26	-	0.33	-	0.4	V

http://www.kttic.com CD74HCT242, CD74HC243, CD74HCT243

DC Electrical Specifications (Continued)

			TEST CONDITIONS		25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	v _{cc} (v)	MIN	TYP	МАХ	MIN	MAX	MIN	MAX	UNITS
Input Leakage Current	l _l	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μА
Three-State Leakage Current	l _{OZ}	V _{IL} or V _{IH}	-	6	-	-	±0.5	-	±0.5	-	±10	μА
HCT TYPES	•											•
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads		K	6	4.5	-	-	0.26		0.33	-	0.4	٧
Input Leakage Current	II	V _{CC} to GND	0	5.5	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load (Note 4)	Δl _{CC}	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА
Three-State Leakage Current	I _{OZ}	V _{IL} or V _{IH}	-	5.5	-	-	±0.5	-	±5.0	-	±10	μА

HCT Input Loading Table

INPUT	UNIT LOADS
An, Bn	1.1
OEA, OEB	0.6

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g., 360 μ A max at 25 o C.

^{4.} For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.


Switching Specifications Input t_r , $t_f = 6ns$

		TEST		25	°C	-40°C TO 85°C	-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	TYP	MAX	MAX	MAX	UNITS
HC TYPES	•							
Propagation Delay Data	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	90	115	135	ns
to Outputs (HC243)			4.5	-	18	23	27	ns
		C _L = 15pF	5	7	-	-	-	ns
		CL = 50pF	6	-	15	20	23	ns
Output High-Z, to High Level	t _{PZL} , t _{PZH}	$C_L = 50pF$	2	1	150	190	225	ns
to Low Level		CL = 50pF	4.5	-	30	38	45	ns
		CL = 15pF	5	12	-	-	-	ns
		CL = 50pF	6	-	26	33	38	ns
Output High Level,	t _{PHZ} , t _{PLZ}	C _L = 50pF	2	-	150	190	225	ns
Output Low Level to High-Z		CL = 50pF	4.5	-	30	38	45	ns
		CL = 15pF	5	12	-	-	-	ns
		CL = 50pF	6	-	26	33	38	ns
Output Transition Times	t _{TLH} , t _{THL}	C _L = 50pF	2	-	60	75	90	ns
			4.5	-	12	15	18	ns
			6	-	10	13	15	ns
Input Capacitance	Cl	-	-	-	10	10	10	pF
Three-State Output Capacitance	СО	-	-	-	20	20	20	pF
Power Dissipation Capacitance (HC243) (Notes 5, 6)	C _{PD}	-	5	80	-	-	-	pF
HCT TYPES								
Propagation Delay Data to	t _{PLH} , t _{PHL}	$C_L = 50pF$	4.5	-	20	25	30	ns
Outputs (HCT242)	`	C _L = 15pF	5	8	-	-	-	ns
Propagation Delay Data to	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	22	28	33	ns
Outputs (HCT243)		C _L = 15pF	5	9	-	-	-	ns
Output High-Z to High Level	t _{PZH} , t _{PZL}	C _L = 50pF	4.5	-	34	43	51	ns
to Low Level		C _L = 15pF	5	14	-	-	-	ns
Output High Level,	t _{PHZ} , t _{PLZ}	C _L = 50pF	4.5	-	35	44	53	ns
Output Low Level to High-Z		C _L = 15pF	5	14	-	-	-	ns
Output Transition Times	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	12	15	18	ns
Input Capacitance	Cl	-	-	-	10	10	10	pF
Three-State Output Capacitance	CO	-	-	-	20	20	20	pF
Power Dissipation	C _{PD}	HCT242	5	90	-	-	-	pF
Capacitance (Notes 5, 6)		HCT243	5	91	-	-	-	pF

NOTES:

- 5. $C_{\mbox{\scriptsize PD}}$ is used to determine the dynamic power consumption, per channel.
- 6. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where $f_i = Input$ Frequency, $f_O = Output$ Frequency, $C_L = Output$ Load Capacitance, $V_{CC} = Supply$ Voltage.


Test Circuits and Waveforms



 $t_{r} = 6 \text{ns} \longrightarrow t_{f} = 6 \text{ns}$ 2.7V 1.3V 0.3V $t_{THL} \longrightarrow t_{TLH}$ 90% 0UTPUT $t_{PHL} \longrightarrow t_{PLH} \longrightarrow t_{PLH}$

FIGURE 1. HC AND HCT TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC

FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC







FIGURE 3. HC THREE-STATE PROPAGATION DELAY WAVEFORM

FIGURE 4. HCT THREE-STATE PROPAGATION DELAY WAVEFORM



NOTE: Open drain waveforms t_{PLZ} and t_{PZL} are the same as those for three-state shown on the left. The test circuit is Output $R_L = 1k\Omega$ to V_{CC} , $C_L = 50pF$.

FIGURE 5. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT

KTTIC

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1998, Texas Instruments Incorporated